A multiple in-camera processing system for machine vision. by Muscedere, Roberto.
University of Windsor 
Scholarship at UWindsor 
Electronic Theses and Dissertations Theses, Dissertations, and Major Papers 
1999 
A multiple in-camera processing system for machine vision. 
Roberto. Muscedere 
University of Windsor 
Follow this and additional works at: https://scholar.uwindsor.ca/etd 
Recommended Citation 
Muscedere, Roberto., "A multiple in-camera processing system for machine vision." (1999). Electronic 
Theses and Dissertations. 675. 
https://scholar.uwindsor.ca/etd/675 
This online database contains the full-text of PhD dissertations and Masters’ theses of University of Windsor 
students from 1954 forward. These documents are made available for personal study and research purposes only, 
in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, 
Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder 
(original author), cannot be used for any commercial purposes, and may not be altered. Any other use would 
require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or 
thesis from this database. For additional inquiries, please contact the repository administrator via email 
(scholarship@uwindsor.ca) or by telephone at 519-253-3000ext. 3208. 
INFORMATION TO USERS
This manuscript has been reproduced from the microfilm master. UMI films 
the text directly from the original or copy submitted. Thus, some thesis and 
dissertation copies are in typewriter face, while others may be from any type of 
computer printer.
The quality of this reproduction is dependent upon the quality of the 
copy submitted. Broken or indistinct print, colored or poor quality illustrations 
and photographs, print bleedthrough, substandard margins, and improper 
alignment can adversely affect reproduction.
In the unlikely event that the author did not send UMI a complete manuscript 
and there are missing pages, these will be noted. Also, if unauthorized 
copyright material had to be removed, a note will indicate the deletion.
Oversize materials (e.g., maps, drawings, charts) are reproduced by 
sectioning the original, beginning at the upper left-hand comer and continuing 
from left to right in equal sections with small overlaps.
Photographs included in the original manuscript have been reproduced 
xerographically in this copy. Higher quality 6" x 9” black and white 
photographic prints are available for any photographs or illustrations appearing 
in this copy for an additional charge. Contact UMI directly to order.
ProQuest Information and Learning 
300 North Zeeb Road. Ann Arbor, Ml 48106-1346 USA 
800-521-0600
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.




Submitted to the College of Graduate Studies and Research through the 
Department of Computer and Electrical Engineering in partial fulfillment of the 
requirements for the Degree of Master of Applied Science at the University of
Windsor
Windsor, Ontario, Canada 
September 1999
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
1*1 National Library of Canada
Acquisitions and 
Bibliographic Services
395 Wellington Street 






395, rue Wellington 
Ottawa ON K1A0N4 
Canada
Yourm
Our lit Nan rMitnct
The author has granted a non­
exclusive licence allowing the 
National Library of Canada to 
reproduce, loan, distribute or sell 
copies of this thesis in microform, 
paper or electronic formats.
The author retains ownership of the 
copyright in this thesis. Neither the 
thesis nor substantial extracts from it 
may be printed or otherwise 
reproduced without the author’s 
permission.
L’auteur a accorde une licence non 
exclusive permettant a la 
Bibliotheque nationale du Canada de 
reproduire, preter, distribuer ou 
vendre des copies de cette these sous 
la forme de microfiche/film, de 
reproduction sur papier ou sur format 
electronique.
L’auteur conserve la propriete du 
droit d’auteur qui protege cette these. 
Ni la these ni des extraits substantiels 
de celle-ci ne doivent etre imprimes 




Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
© 1999 Roberto Muscedere
All Rights Reserved. No part of this document may be reproduced, 
stored or otherwise retained in a retrieval system or transmitted in 
any form, on any medium or by any means without the prior written 
permission of the author.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Approved By:
Dr. A. Jaekel (External examiner)
Dr. M. Ahmadi (Internal Reader) 
J- SoJ|i^(Internal Reader)
Dr. G.A. Jullien (Supervisor)
7 )/ l ~
Dr. N. Biswas (Chair)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Abstract
In a typical machine vision application, a line-scan camera positioned on the production 
line captures images of the parts to be inspected and sends them to the machine vision 
computer. The computer then uses high-speed data acquisition devices and sophisticated 
analysis software to extract information from these cameras and generates decisions about 
the product and manufacturing system. As the manufacturing systems increasingly gener­
ate more fine featured and advanced products, the need for higher resolution and faster 
processing of these camera images is necessary to maintain quality control.
To reduce the overwhelming amount of data from multiple camera systems to the analysis 
computer, an in-camera processing system is introduced. This system involves placing a 
computing system inside the camera which can perform similar operations to the analysis 
system, but without all of the additional overhead components.
The work presented in this thesis describes an enhanced embedded system which is 
mounted into a DALSA line-scan camera. This system provides support for real-time one 
dimensional signal processing with the aid of integrated hardware and software resources.
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Human vision has played an indispensable role in the process of 
manufacturing products since the beginning of the Industrial 
Revolution. Human eyes did what no machines could do 
themselves by locating and positioning work, tracking the flow of 
parts, and inspecting output for quality and consistency. The 
requirements today of many manufacturing processes have 
surpassed the limits of human eyesight. Manufactured items often 
are produced too quickly or with tolerances too small to be 
analyzed by the human eye. In response to manufacturers' needs, a 
new technology known as “machine vision” emerged, providing 
manufacturing equipment with the gift of sight.
In a typical machine vision application, a special video camera 
positioned on the production line captures images of the parts to be 
inspected and sends them to the machine vision computer. The 
computer then uses sophisticated analysis software to extract 
information from these digital images and generates decisions 
about the product manufacturing system (see Figure 1.1).
Introduction I
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For a moving production line, a standard frame camera (operating at NTSC 60Hz, -  15kHz 
line rate) is not capable of capturing true images since there is no synchronization between 
the camera and the manufacturing line (see Figure 1.2). Even if their speeds are matched, 
there still will be some losses causing image distortion due to the nature of the frame 
camera.
Figure 1.2 Capturing an Image from a Non-Synchronized Production Line
Manufacturing Line | Camera Frame Capturing (60Hz) Image Analysis System
A special continuously capturing camera (line scan) that is synchronized to the motion of 
the manufacturing line will compensate for the image quality loss of a standard frame 
camera (see Figure 1.3).
Introduction Introduction
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Figure 1.3 Capturing an Image from a Synchronized Production Line
Line Scan Camera (synchronized 
with manufacturing line)
Manufacturing Line Image Analysis System
To obtain an accurate digital representation of the image, the camera must be placed an 
appropriate distance away from the manufacturing line. If the camera is placed too far 
away from the manufacturing line, important data may be lost by the image pixelization 
effect (see Figure 1.4).
Figure 1.4 Example of Image Pixelization Effect
&
Pixelization
To eliminate the problem of image pixelization, multiple cameras can be placed side-by- 
side and their separate images can be combined by the analysis system into a single 
complete image (see Figure 1.5).
Introduction Introduction
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Although multiple cameras solve the pixelization problem, they create a new high 
bandwidth problem. Similarly as manufacturing system speeds have surpassed the speed 
of human vision, the computational time for processing very large amounts of image data 
can overwhelm the image analysis system. To resolve this high bandwidth problem, an in­
camera processing board concept is introduced [16].
1.2 In-Camera Processing Board
The concept of the in-camera processing board is simple: Place a computing system inside 
the camera which can perform similar operations to the analysis system, but without all of 
the additional overhead components (large operating system, graphical user interface, hard 
disk, video support, etc.). This in-camera system will then reduce the outgoing bandwidth 
to the analysis system so that it can handle data from multiple cameras (see Figure 1.6).
Introduction In-Camera Processing Board 4
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Figure 1.6 In-Camera Processing Board Reduces Bandwidth to Analysis System
I























Due to PCB space limitations inside the cameras, the early in-camera system used a single 
Field Programmable Gate Array (FPGA) to perform real-time processing directly on the 
camera’s digital video stream. Such a system is limited in its processing capabilities and is 
unable to perform the higher level image processing required for two dimensional image 
data analysis.
1.3 First Generation System
A previous research project used a design based on the above system to transmit the 
processed data from the FPGA over a lower bandwidth bi-directional medium. The 
permanently programmed FPGA is replaced with an in-system reprogrammable FPGA to 
allow the processing algorithms to be easily changed. This new system also included a 
FIFO (simulated by a RAM device) and a microcontroller unit (MCU) to facilitate system 
control and the bi-directional communication [IS].
1.4 Thesis Overview
The work performed for this dissertation was the design of a second generation in-camera 
processing system which improved upon the first generation system described above. This 
new system also includes a Digital Signal Processor (DSP) for enhanced arithmetic and
Introduction First Generation System S
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high-speed networking to greatly improve communication to the analysis system and other 
cameras.
1.5 Thesis Organization
This thesis is organized as follows: Chapter 2 provides information of the first generation 
system designed prior to this project work. It forms the basis for the decisions made in the 
second generation system. Chapter 3 introduces the reasoning behind the selection of the 
devices and components for the second generation system. It also covers the basic 
connectivity issues in enabling the systems operation. Chapter 4 lists the design 
partitioning steps to realize the system design while maintaining the constraints of the 
camera. Hardware tests to verify the design’s proper fabrication are also explained. 
Chapter 5 examines the hardware, software and video algorithms performances and offers 
potential system design improvements. Chapter 6 concludes this thesis by making 
recommendations on a future third generation system.
Introduction Thesis Organization






The first generation system was designed prior to the beginning of 
this work by other students. The state of this system was at the point 
of initial hardware testing and software design. Before any work 
could be done on designing the second generation system, the first 
generation system needed to be evaluated and tested to determine 
which components of the system would operate within 
specifications and which systems needed to be modified, improved 
or removed.
2.2 Camera Specifications
The first generation system was designed for the DALSA CL-E1- 
1024 line scan camera. This camera operates at a clock speed of 
ISMHz with an 8 bit luminance image data rate of 7.5MHz and a 
maximum line rate of approximately 7.5kHz [5]. The clock source 
of the camera is provided by an external generator and the line rate 
is controlled by a conveyor or other data rate synchronizing device 
(see Figure 2.1). The first generation system was physically 
designed to mount directly into the camera and to connect to the 
camera’s internal signals and buses.
Fiist Generation System Introduction 7
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2.3 Theory of Operation
The CL-El-1024 camera alone has a basic interface. Upon reset, the camera begins 
transmitting high bandwidth data immediately based on the state of the line valid and 
clock signals, it is then the responsibility of a digital data acquisition system to process or 
capture the video data. This is strictly a unidirectional communication relationship; no 
data from the host ever goes back to the camera (see Figure 2.2).
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With the addition of the first generation system, the behaviour of the camera interface 
changes into a more complex device. The target operation of the system is to reduce the 
incoming uncompressed data stream from the camera and to transmit it to the host 
computer over a bidirectional lower bandwidth medium. Although the concept seems 
simple, it is much more difficult to implement within the systems constraints (see Figure 
2.3).






2.4 First Generation System Details
The first generation system consists of a FPGA (to perform real time processing on the 
digital video stream from the camera), a SRAM (intended for use as a FIFO to compensate 
for large data bursts of the processed data), a microcontroller (the main controlling unit of 
the system), an EEPROM (to store microcontroller code and FPGA bitstreams) and a 










System (no DA 
board)
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2.4.1 Xilinx4000E Series FPGA
The Xilinx Field Programmable Gate Arrays (FPGAs) are high-performance, high- 
capacity SRAM based devices which require programming after reset or power up. Other 
FPGA manufacturers (such as Altera) produce PROM based FPGAs which can be 
programmed only once. The Xilinx FPGAs have a long programming life cycle and are 
ideal for this particular application where the FPGA is intended to be programming for 
different algorithms. The 4000 series devices are implemented with a regular, 
programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a 
hierarchy of routing resources, and surrounded by a perimeter of programmable Input/ 
Output Blocks (IOBs). Each 4000E series CLB (see Figure 2.S) contains two 4-bit 
function generators (16x1 lookup tables) with fast carry logic, two clocked (edge or level 
triggered) “D” flip flops and several multiplexer options which can allow for routing very 
dense designs. The 4000E series offers the ability of using the two function generators as 
true RAM elements. Each function generator can be used as a 4-bit dual port RAM or both 
can be merged into a 5-bit single port RAM. This feature allows each CLBs to contain up
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to 34 bits of RAM (only 2 bits per CLB in the 4000 series) thus enabling the ability to 
realize more complex designs in the FPGA.
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Each 4000E IOB contains two edge triggered “D” flip-flops with enable lines (one for 
input and one for output), tri-state control and pull-up and pull-down resistors (see Figure 
2.6). This is significantly different from the 4000 predecessor which had no resistors or 
flip-flop enable functions which had to be implemented in the CLBs.
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Originally, the first generation system used a Xilinx 4003A-6 FPGA. It was decided to 
upgrade to a faster 4000E series device since the original was found to be too slow (6ns 
CLB delay) to handle the 15MHz clock rate and it did not have the appropriate elements to 
allow for efficient implementation of RAM elements.
2.4.2 Motorola M68HC11E9 Microcontroller Unit
The M68HC11 E series of 8-bit microcontroller units (MCU) combine the M68HCU 
CPU with on-chip peripherals. The E series is comprised of many devices with various 
configurations of RAM, ROM or EPROM, and EEPROM. The particular device used here 
in this design is the E9 series in a 68 pin PLCC package which contains 12K of ROM 
(internal BUFFALO monitor for interactive debugging) 512 bytes of EEPROM 
(programmed code may be executed by internal bootstrap) and 512 bytes of RAM. When 
in single-chip mode, this device has 40 I/O pins (of differing capabilities) available to the 
designer.
The MCU is the heart of the first generation system as it is responsible for the operation of 
the whole embedded system. Its tasks include programming the FPGA, transferring data 
to and from the EEPROM, and to relay data from the host to the FPGA and vice versa.
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System To Host Transmission
The MCU is connected to the host system by means of an RS-232 link. This link is chosen 
due to its large noise margin (-12V to 12V) which is not easily effected by electrically 
noisy environments and long transmission distances. The MCU itself outputs and expects 
TTL signals. An RS-232 voltage level converter is added to the system to transparently 
adjust for these necessary voltage changes. The speed of this link is chosen to be 9600 
baud which is determined by a baud rate generator that divides the MCU’s 8MHz crystal 
oscillator by 13 (see Table 2.1). Since the baud rate is dependent on the driving oscillator, 
various transmission speeds can be obtained. Most of these speed combinations are not 
standard and will therefore make it difficult to interface to other standard RS-232 systems 
such as the ones provided on IBM compatible PCs. Although it is possible to increase the 
speed of the RS-232 link by lowering the MCU clock speed, this was not done since it 
would result in a significant overall MCU performance deterioration.




8MHz 4.9152MHz 4MHz 3.6864MHz
Highest Baud Rate (standard rates bolded)
1 125.000K 76.800K 62.500K 57.600K
3 41.667K 25.600K 20.833K 19.200K
4 31.250K 19.200K 15.625K 14.400K
13 9600 5.908K 4800 4.43 IK
2MHz 1.2288MHz 1MHz 921.6kHz
Bus Frequency
EEPROM Connectivity
As mentioned above, the MCU is also connected to an external EEPROM device [34]. 
This device is required to store the FPGA configuration bitstream and any additional 
MCU code since the RS-232 transmission speeds restrict download speeds from the host 
to the camera to an unacceptable value. The MCU has the ability to connect to external
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memory devices through it’s “expanded mode” [14], however, this is not the approach 
taken here. The expanded mode feature will perform external memory read/writes for 
memory locations which are not mapped to the internal MCU memory model. This mode 
also requires several multiplexed I/O pins (address, data, handshaking) in order to address 
the maximum 64K external memory range. The capacity of the EEPROM in this system is 
32K bytes (was originally 16K bytes), and therefore the design does not require the full 
addressing range and additional external control logic (as seen in Figure 2.7). Instead, an 
indirect addressing method of connectivity is chosen (see schematic in Appendix A.l 
"Schematics" on page 94). By using the user I/O pins available from the MCU (when in 
single-chip mode), all data, address and control lines are connected; however, the 
EEPROM access is controlled by setting these I/O signals with specific microcontroller 
software code.
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FPGA Connectivity
The MCU connects to the FPGA using a parallel structure. The configuration of the FPGA 
is set to require a parallel download (determined by 3 pins on the FPGA tied to power/ 
ground in a particular combination) with hardware handshaking. Along with the 
handshaking lines are special programming and error signals. With all of these 
connections and proper software code, the MCU will program the FPGA reliably without 
any flaws.
2.5 Detailed System Operation
Upon system reset, the MCU boots up by executing the main code within its internal 
EEPROM memory. This internal EEPROM code also contains a series of routines 
common to all of the system microcontroller functions. These routines include code that 
interfaces to the RS-232 communication port and handles the external EEPROM as a 
virtual disk where all MCU code and FPGA bitstreams can be loaded and saved. As 
mention previously, the EEPROM is necessary due to the slow speed of the RS-232 link. If 
the FPGA were to be programmed with data directly from the host computer, the time 
required would be IS seconds; a considerable and unacceptable delay.
This main routine initializes all the on-board devices and synchronizes with and waits for 
commands from the host monitoring system (see Figure 2.8). These commands are 
completely programmable by the host and range in function from programming the FPGA 
to upgrading the firmware (see Table 2.2).
Table 2.2 Top Level System Commands
Command Explanation
0x20 Executes the following 236 bytes of code at memory location 0x0100
0x21 Download microcontroller code into EEPROM
0x22 Download bit stream from host to EEPROM
0x23 Reset FPGA, download contents of EEPROM bit stream to FPGA and
begin capture routine
0x24 Delete microcontroller code from EEPROM
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Table 2.2 Top Level System Commands
Command Explanation
0x25 Download FPGA algorithm properties to EEPROM
0x26 Upload FPGA algorithm properties from EEPROM
0x03 Exits to BUFFALO Monitor for interactive system debugging
Figure 2.8 Detailed Flowchart of Main Routine
Reset Variables
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When a valid bitstream is present in the external EEPROM, the processing or capture 
phase can begin (see Figure 2.9). This portion of the system behaves like the main routine 
where different commands are executed from the host (see Table 2.3).
Table 23  Capture Level Commands
Command Explanation
0x41 Enable FPGA data processing
0x42 Disable FPGA data processing
0x43 Reset FPGA internal and external FIFOs
0x44 Transmit a parameter to the FPGA
0x45 Begin upload of FIFO’s popped contents
0x01 Return to top level
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2.6 Host Communication Interface
After the microcontroller programs the FPGA by the parallel programming method, the 
programming lines are then treated as serial communication signals to the FPGA logic. 
The microcontroller can either send data (programmable algorithm parameters), receive 
data (popped contents from external FIFO) or read/write data using static logic control 
lines (see Figure 2.10).
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In order to send data from the MCU to the FPGA a simple clocked unidirectional 
hardware serial communication method is used (shown in Figure 2.11) which requires 3 
output signal lines.
Figure 2.11 MCU to FPGA Communication
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Receiving data from the FPGA uses a bi-directional hardware serial communication 
method (shown in Figure 2.12) which requires only 4 signal lines.






Control cExternal FIFO System
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2.7 Video Data Processing
Before any real-time video data processing can be performed in the FPGA, the timing 
specifications of the camera have to be met in order to obtain the correct data (as shown in 
Figure 2.13).









133ns or 7.5MHz Latch Pixels Here
The FPGA based video logic uses signals from the camera, host interface system 
(provides programmable parameters) and FIFO system to process the incoming video 
properly and to transmit it reliably to the host monitoring system (see Figure 2.14).
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Figure 2.14 Video Processing Algorithm Connectivity
Camera System
lj Capture, 









Any algorithm that adheres to the camera timing specifications and the interface 
characteristics will operate within this system. The following sections provide information 
on a few of the simple algorithms implemented in the first generation system to test its 
operation. The hardware description code for these algorithms can be found in Appendix 
B.2.4 "Video Processor VHDL Code" on page 162.
2.7.1 Minimum/Maximum Algorithm
The minimum/maximum algorithm simply replaces any video data which falls between a 
specified range with a background value (see Figure 2.15 and Figure 2.16).
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2.7.2 Range Algorithm
The range algorithm is simply the complement of the minimum/maximum algorithm. Any 
video data which does not fall between a specified range with be replaced with a 
background value (see Figure 2.17 and Figure 2.18).
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Figure 2.18 Detailed Flowchart of the Range Algorithm
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2.7.3 Delta Threshold Algorithm
The delta threshold algorithm calculates the absolute slope between two adjacent values 
and replaces the second with the background value if that slope is lower than specified (see 
Figure 2.19 and Figure 2.20).
Figure 2.19 Graphical Interpretation of the Delta Threshold Algorithm
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Figure 2.20 Detailed Flowchart of the Delta Threshold Algorithm
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2.7.4 Delta Tracker
The delta trackers algorithm operates by tracking the background based on the fluctuations 
of the incoming values. The pixel value is replaced with the background value when it is 
within a specified tolerance (see Figure 2.21 and Figure 2.22).
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2.8 Data Compression
After the FPGA performs its selective pixel elimination, the new data is sent to the 
microcontroller which then transmits it to the host. This data must be as compressed as 
possible since the transmission speed to the host is slow relative to that of the camera bus. 
At best case, the FPGA algorithm would eliminate all pixels in a line from being defects, 
therefore this case should transmit the minimal amount of data. Since the FPGA is 
operating in real time, a data compression scheme must be designed which will compress 
the data efficiently and use very little resources.
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2.8.1 Run-Length Encoding (RLE) Compression
RLE compression is a very simple approach to data compression. It compresses best when 
there is a long sequence of duplicate bytes; however, continuous non-repeating bytes cause 
non-optimal compression. Although the RLE algorithm differs from one implementation 
to another, the concept remains the same. A compressed stream consists of a series of 
packets, where each packet begins with a header byte and followed by variable data from 1 
to 128 bytes (see Figure 2.23).





forejim o f G  mprt ssed Packet^
Repeat Packet
length
Bytes to be 
repeated or copied
The header byte (separated into a repeat bit and a 7 bit counter value starting at 0) 
represents the type of packet and the amount of data remaining in the packet. When the 
repeat bit is set, the counter value contains the number of times the next byte is repeated; 
This packet is always 2 bytes. The other packet possibility is when the repeat bit is cleared 
and the counter value contains the number o f bytes remaining in the packet to be copied 
into the uncompressed stream. See Table 2.4 for some RLE compressed data examples.
Table 2.4 Examples of RLE Compressed Byte Streams
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2.8.2 Real Time RLE Implementation
Although the RLE compression scheme is relatively simple to implement in software, it is 
much more difficult to implement in real time hardware. In order to implement the non- 
repetitive portion of the compressor, a large buffer is needed to store the outgoing stream 
before the header byte. Potential problems involving throughput and buffer overwriting are 
very likely, particularly when the compressed stream is being transmitted while new data 
is being processed. Instead of designing around these problems, a modified RLE 
compression scheme is introduced.
2.8.3 Modified RLE Compression
The target hardware for the RLE compressor is an FPGA where buffer space or RAM is 
very costly in terms of resources. To resolve this, the compressor repeat mode is always 
considered on, thus increasing the counter value to 8 bits. This approach effectively 
decreases the compression ratio for non-repeating data such that 2 bytes of compressed 
data represents one byte of uncompressed data. Although this modification does not 
produce the same level of compression for non-repeating data as the original method, it is 
implementable with limited hardware.
Defects and Non-Defects
In order to describe a defect in the compressed data stream, the luminance value obtained 
from the camera is encoded with no modifications. However, a non-defect is replaced by a 
programmable background value. This background value should be set based on the 
requirements of the software algorithms in the host monitoring system which will later 
process the compressed stream. Ideally, the compressed low bandwidth data will recreate 
the image originally obtained from the camera with only the defects visible.
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Enhanced Size Encoding
Using the RLE compression method, as described above, we obtain non-optimal results on 
long streams of repetitive data. This will most likely occur when encoding long 
background lines (as shown in Figure 2.24).
Figure 2.24 Compressed Single BLACK Line
FFOOFFOOFFOOFFOOO4OO
To increase the compression performance of the encoder for these particular instances, a 
special header code OxFF is added and the maximum counter value is reduced from 2SS to 
2S4 to compensate. This code allows data to be repeated in large streams without having to 
re-encode the repeating value (see Figure 2.25). This new code can reduce a compressed 
long line by 4 bytes.
Figure 2.25 Compressed Single BLACK Line Using Enhanced Size Encoding
FF00FFFFFF08
Line Synchronization
With RS-232 transmission, there exists the possibility that the host may incorrectly receive 
the encoded stream and the decompressor will misinterpret it, losing synchronization with 
the beginning of the compressed packets (as seen in Figure 2.26).
Figure 2.26 Example of Possible Transmission Corruption
Normal Stream Corrupted Stream
FFOOFFFFFFO8FFOOFFFFFFO8 FF00FFFF8B08FF00FFFFFF08
To avoid this possibility, two OxOO’s are added to the encoded stream (synchronization 
command) before the beginning o f a  scan line (see Figure 2.27). It is not necessary to 
have a synchronization command at every line, in fact in the implemented compressor,
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synchronization is transmitted every 64 lines without any noticeable failure in the 
decompressor.
Figure 2.27 Example of Synchronization in a Corrupted Transmission
Corrupted Stream
Corrupted Stream with 
synchronization
FF00FFFF8B08FF00FFFFFF08 ffuoffffsbosouooffooffffffusuooo
2.9 FPGA Internal FIFO
An internal FPGA implemented FIFO is necessary since there is the possibility the 
external FIFO could be busy servicing a read operation while a write operation is 
requested. The internal FIFO will hold and postpone the write operations to the external 
FIFO until it is idle. The internal FIFO also doubles as a data width converter to 
compensate for the RLE data compressor, which may write 8 or 16 bits to the internal 
FIFO. This data width is determined by an additional output to the RLE compressor along 
with the write request line. The external FIFO itself can only handle 8 bit data widths at 
15MHz and the compressor can generate up to 16 bits at 7.3MHz. By adding a tag bit to 
the internal FIFO data input, data may enter as a 16 bit value but leave as two 8 bit values 
by performing two separate writes to the external FIFO. The internal FIFO is easily 
realized by using a special CLB dual port RAM component available only in the Xilinx 
4000E series FPGAs [35]. Each dual port RAM is a true 16x1 memory device with edge 
triggered control. A 16-bit by 16 deep FIFO is made by connecting 17 of these RAM 
components in parallel (as shown in Figure 2.28) and adding logic for pointer control. 
The hardware description code for the internal FIFO can be found in Appendix B.2.3 
"Main VHDL Code" on page 148.
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2.10 FPGA External FIFO
Due to the possibility of large data bursts (continuous defects) from the real-time 
processing algorithms inside the FPGA (up to 15MHz assuming two bytes per defect 
generated by RLE compressor), the system-to-host transfer rate of 9600 baud is certainly 
too slow to handle reliable transmission without data overrun. Therefore, a simulated 
external FIFO is created by a single port SRAM device (128K byte) and additional logic 
implemented in the FPGA.
The implementation of the external FIFO was difficult due to unexpected read timing 
problems associated with the particular SRAM device in this system. The SRAM control 
lines (WE and OE) are controlled by using multi-phase clocking at the camera clock rate 
of 15MHz. A write operation performed within a  single cycle (as expected); however, the 
read operation did not meet the required one and a half cycle time. The read operations 
(with back-to-back write) were not proven reliable until the operation was expanded to
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three clock cycles. See Figure 2.29 for a complete detail on the cycle operation o f the 
simulated external FIFO.
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2.11 Hardware Design Tools
2.11.1Synopsys Design Compiler
The Synopsys Design Compiler synthesises VHDL or Verilog code into logical netlists by 
instantiating a vast library of elements based on the timing models and design constraints 
of the target hardware. See Appendix B.2.1 "Synopsys Design Compiler Procedure and 
Scripts" on page 144 for more information.
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2.11.2 Xilinx XACT
The logical netlist created by Design Compiler is optimized and transformed to the 
available components of the target FPGA. The software performs automatic placement 
and routing (if possible) and generates a downloadable bitstream for directly programming 
the FPGA. See Appendix B.2.2 "Xilinx Scripts" on page 147 for more information.
2.11.3 Microcontroller Assembler
A freeware mini-assembler provided by Motorola is used to convert text based assembly 
code [13] into a special format file structure (S19) which is interpreted by the MCU’s 
BUFFALO monitor and the host software. See Appendix B.1.1 "Code Building Utilities" 
on page 101 for more information.
2.12 Host Software Design
The target host environment is an IBM compatible PC running the Microsoft Windows NT 
4.0 which is a 32-bit protected operating system. In order to interface with the RS-232 
hardware reliably at a user level for this application, special software coding styles are 
required to interface with the kernel level. A multi-threaded graphical user interface (GUI) 
programmed with Microsoft Visual Studio v4 is created (see B.3 "PC Host Software 
Code" on page 184) which displays the reconstructed video image from the camera 
incoming data stream (see Figure 2.30).
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Figure 2.30 Software Development Environment and Host Monitoring Software
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2.13 Summary
The FPGA realtime video processing algorithms and internal FIFO operate as expected at 
the target 7.5MHz data rate and 15MHz clock rate. However, the external FIFO is not 
viable in the second generation system since it is unable to be emptied as fast as it can be 
filled and it simply consumes to many FPGA resources.
The RS-232 transmission is definitely not capable of handling the maximum bandwidth of 
the processed data from the FPGA video algorithms. The streaming nature and lack of 
error correction in RS-232 transmission is difficult to compensate for in this system where 
host-camera synchronization is imperative. An inexpensive synchronous high-speed 
transmission system which is capable handling network environments with packet 
structures is more appropriate for this application.
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The 68HC11 MCU operates as well as could be expected, however, the 512 byte RAM 
limitation causes difficulty in coding complex procedures. If the transmission system were 
to be upgraded, the MCU couldn’t handle the additional load. A faster and larger internal 
memory MCU device is suggested for the second generation system.
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Once the first generation system was fully implemented and tested, 
several recommendations were made to the design for the second 
generation system. All decisions for the new system are based on 
component and device data from the early half of the 1997 year.
3.2 Design Target
The second generation camera is designed to interconnect with the 
DALSA ML-C3-2048L single channel line scan camera. This 
camera is capable of operating at 20, 10, 5 and 2.5MHz data rates 
and clock rates double to that o f the data rate. The data rate, analog 
signal offset, and amplification are programmable through 
communication to an on-board MCU via an RS232 serial 
connection [6].
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3.3 Design Improvements
3.3.1 Field Programmable Gate Array
Based on the success of the Xilinx FPGA in the first generation system, it was decided to 
continue using the Xilinx 4000E FPGA series in the 84 pin PLCC package with faster 
speed grades.
Xilinx 4000EPC84 Series FPGA
The 4000E series were Xilinx’s current FPGA product at the time and the performance 
characteristics of the devices were continually improving. With the 84 pin PLCC package, 
FPGAs with up to 400 CLBs and half a nanosecond functional block delay are available. 
Of the 84 pins on the FPGA, 16 are used for power, 5 for serial slave programming, and 64 
available for user I/O [38].
Programming Methods
In the first generation system, parallel peripheral mode programming is used which 
consumes 3 programming pins, 9 user I/O pins and 3 configuration pins. The second 
generation system uses the serial slave programming method requiring only 4 
programming pins and 1 user I/O pin. This user I/O pin is re-used in the real-time function 
of the camera along with 2 other user I/O pins to facilitate serial communication to the 
controller (see Figure 3.1).
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User I/O Pins
By freeing up 10 of the FPGA user I/O pins from the parallel peripheral mode 
programming, the FPGA can now allow inputs from dual channel camera configurations 
(ML-C3-2048K model).
Additional Algorithm Memory
With the extra FPGA resources being freed, a new sub-system in the FPGA logic is 
created to supply 64 bits of continuously addressable memory (flip-flops) and 256 bits of 
partially addressable RAM (16x16) to any video processing algorithm. With these 
programmable values (during FPGA operation), algorithms may become more complex 
by using tunable registers and look-up tables.
3.3.2 SRAM Simulated FIFO
The simulated FIFO in the first generation system is inadequate for this application due to 
the 3 cycle read limitation which creates the possibility of FIFO overflow. A missed write 
operation will interrupt the system’s functions by corrupting both image and 
synchronization data. Therefore, the second generation system uses external synchronous 
programmable FIFO chips.
Cypress CY7C4271 Synchronous Programmable FIFO
The Cypress CY7C4271 synchronous programmable FIFO [3] is a high speed 9-bit wide, 
32 K byte deep memory with clocked read and write interfaces. This FIFO can perform 
single cycle simultaneous read and writes operations with the advantage of increasing the 
data width to that greater than 9 bits (in parallel configurations) and allowing for “almost” 
full and “almost” empty flags which are programmable based on the current FPGA 
algorithm. These FIFOs require only 4+w (w=data width) data lines (write host) and 4+w 
data lines (read host) for any FIFO depth (see Figure 3.2). This is a savings compared to 
the first generation system which required 2+w+d (d=log2 of depth) interfacing pins.
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The synchronous programmable FIFOs have all their control logic imbedded into the 
package thus only requiring simple write control logic to handle almost all flag 
programming and resets from within the FPGA (23 CLBs in the second generation, 68 
CLBs in the first generation). This has increased the number of CLBs available to the real­
time processing algorithms. The width of the FIFO output is 32 bits (see Section 3.4.2), 
therefore either three or four FIFO devices are required. In the interest of minimizing 
potential PCB congestion, three FIFOs with a total width of 27 bits is chosen.
3.3.3 RS-232
The performance of the first generation system demonstrates that RS-232 at 9600 baud 
transmission is not capable of maintaining the data rate of the simple FPGA algorithms 
due to the artifacts in the materials under test. If the baud rate were to be increased, 
hardware flow control would have to be implemented and the MCU would not be able to 
maintain the transmission speeds with these extra considerations. Plain RS-232 is also a
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host-to-host communication protocol which is not suitable in multi-host environments. It 
is determined to discontinue using the RS-232 as the main host communication protocol, 
but to keep it for communication to the DALSA MCU in the camera.
3.4 Design Additions
3.4.1 Digital Signal Processor
Although effective image compression rates were obtained with the simple algorithms 
implemented in the FPGA in the first generation system, these algorithms were designed 
for only very specific types of patterns and textures. In the future, more complex textures 
and patterns may have to be analyzed and processed which may require traditional DSP 
arithmetic and program control. Although the Xilinx 4000E series FPGA can 
accommodate most complex control designs, a single multiply and accumulate (MAC) 
block requires a considerable amount of resources. Several of these MAC blocks will 
certainly not fit in a single FPGA. The FPGA also has a limited amount of memory (32 + 
2 bits per CLB). To allow for the possibility of future two dimensional processing 
algorithms, a memory of previously scanned lines will be required. The MCU in the first 
generation system was too slow for the expected higher speed interfacing in the second 
generation system. MCUs by design are not meant to be fast processors; they are simply 
designed to perform low bandwidth control tasks. The solution for all the above 
requirements is to install a Digital Signal Processor (DSP) chip in the second generation 
system. A DSP chip will allow for higher speeds, faster and more efficient arithmetic, 
larger memory ranges and program control flexibility. The Texas Instruments TMS320C5x 
integer based DSP is chosen for its performance, operating characteristics and physical 
size.
Texas Instruments TMS320C5x
The Texas Instruments TMS320C5x DSP processor [22] is a  5V 16-bit processor with a 
32 bit ALU. a single cycle 16x16 multiplier/adder. 224K words externally expandable 
RAM (64K words program, 64K words data local, 32K words data global, 64K words V
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O), synchronous serial ports, and operating frequencies of up to 100MHz in a single 100- 
132 pin surface mount chip. For this particular application, the TMS320C52B-100 DSP is 
chosen.
Texas Instruments TMS320C52B-100
The TMS320C52B DSP variant includes a few additional features such as 100MHz 
operation, a PLL clock multiplier, dual access internal memory (10S6 words), external 
boot loader (on-chip ROM) and a smaller 100 pin surface mount package (See memory 
layout in Figure 3.3).
Figure 3.3 TMS320C52B Memory Map
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For relatively large image processing purposes, adding external memory to the DSP bus is 
required. Since the processing algorithms are unknown at design time and can be quite 
memory intensive, the full addressable range of program and data memory is added. The V 
O memory' is reserved for connectivity to external devices. The approach to be taken is 
adding two 128K byte SRAM devices [17] in parallel (combined width is 16 bits) for the
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program and local data memory plus a 32K byte EEPROM for global data memory, which 
is used for DSP parallel boot up mode requiring only an 8 bit data path (see Figure 3.4).
Figure 3.4 Block Diagram of DSP and Added External Memory
Glue Logic
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External Device Interfacing
Traditionally, TI DSP chips do not offer a simple external memory interface and some 
external interface logic is required. This problem is addressed in the TMS320C5x series to 
an extent where additional signals are provided to give a more seamless interface to single 
memory devices; however, it is not effective for multiple memory systems. In order to 
connect external devices (such as RAM, or FIFOs), several signals from the DSP chip 
must be interpreted properly. There are two methods which can be used to interface with 
the DSP: asynchronous and synchronous.
Asynchronous Device Interfacing
The asynchronous method is the preferred method when connecting to memories since 
most memories offer asynchronous interfaces. When connecting to a single asynchronous 
memory, all that is required is that the speed of the memory be faster than the speed of the 
DSP chip. Figure 3.5 shows a DSP chip connected directly to a single memory device. In 
this case the DSP is only capable o f addressing external local data since the data strobe 
(DS) signal is connected to the memory’s chip enable (CE). The TMS320C5X’s extra
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memory signals (RD, WE) are asserted at the proper cycle times to ensure reliable read 
and writes without extra logic.
Figure 3.5 Single Asynchronous Memory Device Connection
/RD











It is also possible to add external program memory in parallel by connecting the program 
strobe (PS) to another memory’s chip enable, however, in practice a 64Kxl6 memory is 
not a very common device and is very difficult to find. This method is flawed in the case of 
global data where the DSP’s global strobe (BR & DS) would also need to be evaluated; 
this would require external logic since most memories do not offer many chip enable 
functions. In addition, most memory chips currently available, enter into a low power state 
when the chip enables evaluate to false. Typically, when the memory is enabled again, 
there is a time delay before they are capable of operating and this time is much greater 
than that of the DSP memory cycle; this results in missed read/write operations. Therefore, 
the external logic method is favoured, in this design, to the chip enable approach which is 
not practical for high-speed designs.
Synchronous Device Interfacing
The synchronous method is necessary for timing sensitive devices (such as a FIFO). To 
properly connect to devices in this manner, a clock reference is needed. The DSP chip 
offers two clock sources: STRB and CLKOUT1. The STRB line is changed only during 
external device access, while CLKOUTl is derived from the actual DSP clock source. 
Since the interface logic for the system may be required to be operating even when the 
DSP chip is not addressing external devices, the CLKOUTl signal is the best choice for a 
clock driver. The DSP chip also supports external waitstates (by probing the READY 
signal at the end of clock cycle) which are sometimes necessary in slower or delayed
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external devices. During an external device access, the DSP’s signals (A0-A15, DO-15 for 
write, IS, PS, DS, BR and R/W) are all valid on the falling edge of CLKOUTl. By 
evaluating most of these signals and setting the READY line, a state machine in the 
































A DSP chip, unlike the generic MCU, is not designed to have static I/O signals. 
TMS320C5x series DSPs only have 2 static I/O signals, one input (BIO), one output (XF). 
In order to add more static I/O signals, additional logic will be added to the external 
devices interface to create a virtual device which sets BIO or evaluates XF based on an 
address driving these static signals (see Figure 3.7).
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Asynchronous Serial Communication
In order to communicate to the DALSA MCU, a RS-232 communication protocol is 
required. However, the TMS320C5x series DSPs only contains synchronous transmission 
controllers. The signals from these controllers can be modified with the aid of extra logic 
to add/remove synchronization pulses & start/stop bits to act as though the signals are 
from an asynchronous communication system. Hardware handshaking signals required by 
the DALSA MCU can be implemented using the static input/output system described 
previously. These signals must then be converted to the appropriate RS-232 voltages with 
a voltage level converter. These modifications will also be implemented in the external 
“glue” logic (see Figure 3.8).















3.4.2 Camera To Host Communication
As mentioned in Section 3.3.3, the RS-232 communication protocol in the first generation 
camera is changed from the main host communication system to a secondary system, since 
the controller requires a significant amount of overhead for high speed transmission and is 
not designed for networking environments.
In order to connect numerous cameras to a single host, a networking system is needed to 
provide high speed transmission, low or predictable transmission latency and low cost. 
Several network options were considered.
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Ethernet
Ethernet, being the most popular network solution at the time offered speeds up to 
10Mbps, however, 10Mbps is not able to satisfy a single camera’s maximum 
uncompressed data burst. The option of 100Mbps ethemet was available, but it was still in 
late development and very few vendors had usable chipsets to support it in embedded 
systems (non-PCI). 100Mbps ethemet also requires high speed switches for network 
interconnect to other nodes which can cost over $2000 for a few ports. Another 
disadvantage of ethemet is its unpredictable latency and lack of bandwidth management.
Asynchronous Transfer Mode (ATM)
Asynchronous Transfer Mode (ATM) offers speeds in multiples of 155Mbps and optical 
data links which are ideal for noisy environments. ATM also offers predictable latencies 
and Quality of Service (QOS) to regulate bandwidth between nodes. The main 
disadvantage of ATM is connectivity costs for fiber optic lines and connectors. An ATM 
switch is normally in excess of $3000 depending on the operating speed.
The above options did not meet the systems requirements; they were either not easily 
implementable or too expensive. It was decided to attempt an implementation using the 
(then) new IEEE standard for high-speed serial bus networks based on a research project 
known as “Firewire” originally conceived at Apple Computer Inc. in 1986.
IEEE 1394 - Firewire
The Apple Computer Inc. Firewire standard describes a low-cost high-speed serial bus 
environment primarily designed for connecting desktop computers to audio/video devices. 
Apple originally intended it to replace the SCSI, serial and printer type interface ports on 
desktop systems by consolidating them into a unified high-performance serial bus.
The 1394-1995 is an IEEE designation for a high performance serial bus [9] based on the 
original “Firewire” standard. IEEE added specifications for a backplane (for example,
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VME, FutureBus+) physical layer as well as additional specifications to the point-to-point 
cable-connected virtual bus. The backplane version operates at 12.5, 25 or 50 Mbps, 
whereas the cable version supports data rates of 100, 200 and 400 Mbps across the cable 
medium supported in the current standard. Both versions are totally compatible at the link 
layer and above. The interface standard defines transmission method, media and protocol.
The primary application of the cable version is the integration of I/O connectivity to a 
personal computers using a low-cost, scalable and high-speed serial interface. The 1394 
standard also provides new services such as real-time I/O and live connect/disconnect 
capability for external devices including disk drives, printers and hand-held peripherals 
such as scanners and cameras.
The 1394 standard is a transaction-based packet system organized as though it were 
memory space interconnected between devices, with the devices residing in slots on the 
main backplane. Device addressing is 64 bits wide, partitioned as 10 bits for network IDs 
(one ID reserved for local network), 6 bits for node IDs (one ID reserved for broadcast) 
and 48 bits for memory addresses. This results in the capability to address 1023 networks 
o f 63 nodes, each with 281 terabytes of memory. Memory-based addressing, rather than 
channel addressing, views resources as registers or memory that can be accessed with 
processor-to-memory transactions.
Some key features of the 1394 topology are multi-master capabilities, live connect/ 
disconnect (hot plugging) capability, venderless cabling connectors on interconnect 
cabling and dynamic node address allocation as nodes are added to the serial chain. 
Another feature is that transmission speed is scalable from approximately 100 Mbps to 
400 Mbps.
Each node may also acts as a repeater (up to 27 ports), allowing nodes to be chained 
together to form a tree topology. Cable distance between each node is limited primarily by 
signal attenuation. An inexpensive cable with 28-gauge signal pairs can be up to 4.5 
meters long. Due to the high speed of 1394, the distance between each node or hop should
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not exceed 4.5m and the maximum number of hops in a chain is 16, for a total maximum 
end-to-end distance of 72m. The only restriction on the cable topologies is that a 
maximum of 63 nodes can be connected in a simple no-loops tree with 16 or fewer hops 
(see Figure 3.9).




No Loops Loops - Topology Violations
The cable environment uses a crossed three-pair shielded cable and a miniature connector 
to carry transmit/receive data as well as to source or sink power (between 8 and 40 VDC at 
no more than 1.5 A, see Figure 3.10). A unique feature of the 1394 cable version is the 
distribution of power through the cable for operation of the transceiver's repeating 
functions even if the node power is off.
Figure 3.10 1394 Cable and Connector
1394 Cable 1394 Connector
Power
10.2 mm
Both asynchronous and isochronous data transfers are supported. The asynchronous 
format transfers data and transaction layer information to an explicit address. The
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isochronous format broadcasts data based on channel numbers (up to 32) rather than 
specific addressing. Isochronous packets are issued, on the average, each I25p seconds in 
support of time-sensitive applications. Providing both asynchronous and isochronous 
formats on the same interface allows non-real-time critical applications such as printers & 
scanners and real-time critical applications such as video and audio to operate on the same 
bus.
The tree topology is resolved during a sequence of events triggered each time a new node 
is added or removed from the network. This sequence starts with a bus reset phase, where 
all previous information about a topology is cleared. The tree ID sequence determines the 
actual tree structure. During the tree ID process, each node is assigned an address and a 
root node is dynamically assigned (it is possible to force a particular node to become the 
root). After the tree is formed, a self-ID phase allows each node on the network to identify 
itself to all other nodes. After all of the information has been gathered on each node, the 
bus goes into an idle state waiting for the beginning of the standard arbitration process.
An additional feature is the ability of transactions at different speeds to occur on a single 
device medium (for example, some devices can communicate at 100 Mbps while others 
communicate at 200 Mbps and 400 Mbps). Use of multi-speed transactions on a single 
1394 serial bus requires consideration of each node's maximum capabilities when laying 
out the connections to ensure that the path between two higher-speed nodes is not blocked 
by a device with lower-rate abilities.
To meet Firewire’s original speed requirements, it was designed to operate over fibre optic 
cables (with copper for power). However, further research, additional involvement from 
other organizations, and the industry move to implementing analog circuits in digital 
CMOS fabrication technologies, has allowed the IEEE 1394 standard to operate on its 
current shielded twisted pair copper line at a much lower cost. A typical 1394 chipset costs 
approximately $40.00 US and does not require additional switching hardware for 
interconnection to other devices.
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In order to implement 1394 into an embedded system, two components are required: a link 
layer controller (LLC) and a physical interface (PHY) (although some vendors have 
combined the two). The LLC provides the interface between a CPU or other bus to create 
properly formatted 1394 packets. These packets are then transmitted digitally to a 1394 
PHY, converting this digital information into the properly timed analog signals which 
connect to the actual 1394 bus. For our new system, it was decided to use both Texas 
Instruments TSB12C01A 1394 LLC and TSB21LV03 1394 3-port PHY. Texas 
Instruments was one of the first vendors of 1394 to provide a wide variety of products for 
all applications. Although other vendors supplied 1394 products, most were designed for a 
PCI bus related environment (such as a PC).
Texas Instruments TSB12C01A
The Texas Instruments TSB12C01A is an IEEE-1394 standard high-speed serial-bus LLC 
[27] [28] that allows for easy integration into an I/O subsystem. The TSB12C01A is a 5V, 
100 pin surface mount device which transmits and receives correctly formatted 1394 
packets and generates and inspects the 32-bit cyclic redundancy check (CRC). The 
TSB12C0IA is capable of being a cycle master (root) and supports reception of 
isochronous data on two channels. It interfaces directly to most 1394 physical layer chips 
and can support bus speeds of 100, 200, and 400 Mbps. The TSB12C01A has a generic 
32-bit host bus interface which makes connection to most 32-bit host buses very simple 
and is interrupt driven to reduce host polling. The TSB12C01A has software-adjustable 
FIFOs for optimal FIFO size and performance characterization and allows for variable- 
size asynchronous-transmit FIFO (ATF), isochronous-transmit FIFO (ITF), and general- 
receive FIFO (GRF).
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TSB12C01A Memory Map
All of the TSB12C01A registers and FIFOs are addressable through direct memory 
addressing as 32-bit values is shown in Table 3.1.
Table 3.1 TSB12C01A Memory Map
Memory Range Explanation
0x00-0x07 Information Registers (Version, Node ID)
0x08-0x0B Control Registers
0x0C-0xl3 Interrupt and Interrupt Mask Registers
Ox14-OxIB Isochronous Communication Registers
0x20-0x23 Diagnostic Registers
0x24-0x27 PHY Communication Registers
0x30-0x3F FIFO Sizing/Status/Resetting Registers
0x80-0x8F Asynchronous Transmit FIFO (ATF)
0x90-0x9F Isochronous Transmit FIFO (1TF)
0xC0-0xC3 General Receive FIFO (GRF)
TSB12C01A Interfacing
The TSB12C01A 32-bit interface operates as a simple clocked hardware handshaking 
system typically used in a MCU (similar to Figure 3.6). The TSB12C01A is first 
generation 1394 TI product and it is based on the original Apple Firewire cores under 
license. Because of this, these devices are not optimal and are somewhat problematic 
(under excessive asynchronous transactions), but upgradable to the new devices (to be 
released in mid 1999) which support true synchronous communication (one cycle read and 
writes). According to the documentation a read/write operation can take up to 9 clock 
cycles, which translates to a minimum of 15MBps burst across the 32-bit bus. In practice, 
however, the TSB12C01A is found to only transmit up to 4MBps maximum.
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Texas Instruments TSB21LV03A
The Texas Instruments TSB21LV03A is a 3.3V device which provides the analog physical 
layer functions needed to implement a three-port node in a cable-based IEEE 1394-1993 
network [30] [31]. Each cable port incorporates two differential line transceivers. The 
transceivers include circuitry to monitor the line conditions as needed for determining 
connection status, for initialization and arbitration, and for packet reception and 
transmission up to 200Mbps. The TSB21LV03A is also inter-operable with 5V 1394 LLC 
and PHYs using separate 5V supplies.
Galvanic Isolation
The IEEE 1394 cable is designed to transmit and receive data at various data rates and also 
to source and/or sink power to/from remote nodes. This allows remote nodes that either do 
not have their own source of power or have their power turned off to continue to function 
in the 1394 network. Since multiple nodes are allowed to source power simultaneously, 
this can cause grounding problems in the system if galvanic isolation between nodes is not 
handled properly.
Due to the distances allowed between nodes in a 1394 network, different nodes on the 
network can be plugged into AC outlets that are in different ground domains, commonly 
referred to as green-wire grounds. The potential difference between these grounds can be 
DC, AC at 60 Hz along with its harmonics, and various noise components. If these 
grounds are connected together by the 1394 cable logic ground or shielding, a ground loop 
exists and current flows into the cable. These ground-loop currents can have several 
negative effects on the 1394 network, which includes degradation of data signals on the 
cable, excessive EMI from the cable, ground currents high enough to damage components 
in the system, and if the potential difference is large enough, a personal shock hazard.
Annex A in the IEEE 1394-1995 standard discusses the various places that galvanic 
isolation can be implemented when necessary to achieve galvanic isolation o f the node.
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One of the most cost effective places to isolate a node is at the PHY-LLC interface due to 
the relatively small number of signals that need to be isolated. Annex J of the IEEE 1394- 
1995 standard illustrates two techniques to achieve PHY-LLC galvanic isolation. One 
method uses capacitive-isolation circuitry and the other uses a transformer-isolation circuit 
on each PHY-LLC signal. The capacitive isolation-circuit is able to galvanically isolate up 
to the working voltage of the capacitors used in the circuit. The transformer circuit would 
typically be able to galvanically isolate to higher voltage levels due to its generally higher 
voltage capability between primary and secondary windings.
Figure 3.11 shows a capacitively coupled PHY and LLC that uses the capacitive-isolation 
circuit described in Annex J of the standard. Each bidirectional signal requires the network 
shown in the figure. This method requires that both the PHY and LLC support the galvanic 
isolation method in Annex J (for the TSB21LV03A & TSB12C01A, the ISO line must be 
pulled low).
Second Generation System Design Design Additions 52
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f  Windsor

























Texas Instruments provides a simplified technique that uses bus-holder circuits [19] which 
are required on the input side (both sides when bidirectional) of a single capacitor that will 
form a galvanic isolation barrier (see Figure 3.12). This method does not require the PHY 
and LLC to support the Annex J requirements, instead a simple CMOS signal connections 
between the PHY and the LLC suffices.
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Figure 3.12 TI Method of Galvanic Isolation
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For a 200Mbps maximum system, the Texas Instruments method of galvanic isolation 
requires only 8 capacitors, whereas the method described in Annex J of the standard 
requires 14 capacitors and 48 resistors. As well as having less components, the Texas 
Instruments method also performs better in other areas as well [30].
Since the design of the in-camera processing boards is very area limited, the TI method is 
the one used in implementing galvanic isolation with the PHY and LLC connections. In 
fact, the TSB21LV03A supports this method internally and does not require any external 
bus holder circuitry. However, since the PHY is a 3.3 V device and the LLC is a 5V device, 
two regulators providing 3.3V [11] and 5V [12] from the cable or camera power supply 
are needed to power the PHY and it’s LLC interface (see Figure 3.13).
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3.4.3 Programmable Logic
In order to have all the above components integrated into a complete working system, a 
“glue” logic device is necessary that will store the programmable logic semi-permanently. 
The device needs to be easily reprogrammed several times, either while being in the 
system, or when removed from a socket connection. There are several devices on the 
market which could accomplish this task, but it is necessary to find a device which will 
also integrate into the already existing tool set thus avoiding the need to invest time and 
money into another series of design tools. The choice is to proceed with a Xilinx 9500 
Series CPLD device since it is easily integrate into the existing FPGA design flow with 
barely no changes and no additional costs.
Xilinx 9500 Series CPLD
The XC9500 CPLD family [39] provides in-system programming capabilities for high 
performance and general purpose logic integration. All devices are in-system 
programmable for a minimum of 10,000 program/erase cycles using Xilinx’s FastFLASH 
memory. The XC9500 architectural features address the requirements of in-system 
programmability (JTAG: IEEE 1149.1 boundary scan). Enhanced pin-locking capability
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avoids PCB reworking. In-system programming throughout the full device operating 
range provide worry-free reconfigurations and system field upgrades. User I/Os may be 
configured for 3.3V or 5V operation and outputs provide 24 mA drive.
Each XC9500 device is a subsystem consisting of multiple Function Blocks (FBs) and I/O 
Blocks (IOBs) fully interconnected by the Xilinx’s FastCONNECT switch matrix (see 
Figure 3.14). The IOB provides buffering for device inputs and outputs. Each FB provides 
programmable logic capability with 36 inputs and 18 outputs. The FastCONNECT switch 
matrix connects all FB output and input signals to the FB inputs. For each FB, 12 to 18 
outputs (depending on package pin-count) and associated output enable signals drive 
directly to the IOBs.
Figure 3.14 Xilinx 9500 Series CPLD Internal Structure
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A preliminary logic interface to connect all the system components is designed in order to 
estimate the number of macrocells so an appropriate CPLD device can be selected. The
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Xilinx CPLDs are available in the sizes of 36, 72, 108, 144, 216 and 244 macrocells. 
Unfortunately, as the number of macrocells increase, the delay of the device also 
increases. Due to the minimum cycle speed of the DSP chip (requirements for the READY 
line), the minimum speed CPLD is selected; a  9536 in order to meet the zero waitstate 
memory/device access.
Xilinx 9536 CPLD
The 9536 CPLD [40] is available in a 44 pin surface mount package with 34 user I/O pins 
available and a maximum pin-to-pin delay o f 5ns. Although the 9536 meets the speed 
specifications, it does not meet the I/O and macrocell specifications. The preliminary 
design is very resource intensive since it must convert the DSP’s 16-bit bus to and from the 
32-bit 1394 LLC and FIFO buses. This design is also quite elaborate since it uses both 
read and write caches to transfer data to the 1394 LLC and from the FIFOs to eliminate 
additional DSP waitstates. This design requires a 95288 device and therefore is not 
efficient for this system, hence a compromise is needed.
3.4.4 Bus Exchanger
In order to reduce the number of macrocells for the interface logic, a bus exchange device 
is added. The device chosen is a Texas Instruments SN74ABTH32316 universal bus 
exchanger.
Texas Instruments SN74ABTH32316
The Texas Instruments SN74ABTH32316 consist of three 16-bit registered I/O ports [18]. 
These registers combine D-type latches and flip-flops to allow data flow in transparent, 
latch, and clock modes. Data from one input port can be exchanged to one or more of the 
other ports (see Figure 3.15).
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By statically and dynamically setting several signals of the bus exchanger, two 16-bit 
writes from the DSP chip can be converted to a 32-bit value or a 32-bit value can be 
converted to two 16-bit DSP reads (see Appendix D.3.2 "VHDL Code" on page 438).
Figure 3.15 Bus Exchanger Internal Structure
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By using the SN74ABTH32316, the requirements for the interface logic are greatly 
reduce; however, the LLC and FIFO buses are unified and the performance enhancing 
caches are removed. This new interface requires more than 36 but less than 72 macrocells. 
Therefore, two 9336 CPLDs are used to implement the external device interface logic.
3.5 Envisioned System
3.5.1 Component level
After examining the first generation system and the new component data sheets, the 
envisioned component level in-camera system design is shown in Figure 3.16. The DSP 
chip (as with the MCU in the first generation system) is the main system controller. The 
DSP chip has limited direct and high bandwidth interfaces to almost all devices in the 
system. These limited direct connections (through the interface logic) exist to maintain 
system control with reset lines and serial communication. The high bandwidth interface is 
necessary for processing the large amounts of video data during regular system operation. 
After reset, the DSP chip is the only active device which boots up its code from the 
external EEPROM device (DSP built-in parallel boot-up mode). The firmware code will 
reset and place all on board devices in IDLE mode until a command is received from the 
host, which is connected to the system through the 1394 interface. The firmware is 
therefore required to have a complete 1394 network stack (interrupt driven); however, 
other DSP capabilities such as FPGA programming and camera data processing 
algorithms are not necessary to be present in the firmware since they can be downloaded 
from the host when needed.
Ideally, after system reset, the DSP receives the following commands from the host to 
perform the video processing/capture operation:
1. Program the DALS A MCU (for camera settings)
2. Download the FPGA bitstream (hardware algorithm)
3. Download DSP algorithm (software algorithm)
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4. Program the FPGA
5. Set the FPGA algorithm parameters
6. Reset the FIFO
7. Begin hardware processing (start the video capture)
8. Begin processing the incoming FPGA stream (software processing)
9. Transmit the processed data to the host monitoring system
10. Stop processing incoming FPGA stream
11. Stop hardware processing









Host Monitoring System, Other 
DALSA 1394 Cameras, Conveyor and 
Other 1394 Devices
3.5.2 System Level
The high-level system block diagram is shown in Figure 3.17. The host monitor/ 
processing system (an IBM compatible PC) with a 1394 interface card is connected to one
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or more DALSA cameras with the second generation processing boards installed. 
Although not implemented for this project (perhaps in a third generation system), a more 
sophisticated conveyor could also connect to the cameras and the host supplying the 
synchronization signal across the network.
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3.6 Summary
By thoroughly examining the first generation system and the objectives of this work, a 
selection of available components is made from a variety of vendors to meet the 
requirements of the envisioned system. This system consists of:
• a Xilinx FPGA and two fast CPLDs
• a TI DSP chip, Bus Exchanger and 1394 LLC, PHY and busholders
• Memory devices from Samsung and Xicor
• Isolating DC-to-DC converter and voltage regulators
• Power, 1394 and DALSA camera connectors
• Many capacitors and resistors for power control, logic control and 1394 interfacing
These components and devices will be integrated together to create an interfacing system 
that embeds real-time video processing and network connectivity within a single camera.
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Upon making the final decisions for the components and their 
connectivity in the second generation system, a full design 
schematic and PCB layout is implemented with consideration to 
maintaining the physical design constraints.
4.2 Design Implementation
The complete second generation schematics and PCB layouts can 
be found in Appendix C .l "Schematics" on page 300 and Appendix 
C.2 "PCB Layouts" on page 315 respectively. The same series of 
tools used in designing the first generation system are also used in 
the design of this system.
4.2.1 Physical Constraints
The [hinted Circuit Board (PCB) area inside the camera is limited 
to an area defined by the camera casing which is 3.25” by 3.25”. If 
any system does not fit within this physical area, it will need to be 
partitioned into smaller designs to fit on to multiple PCBs. In order
Second Generation System Implementation Introduction 62
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
to connect these PCBs, vertical connectors (40 connections) are required which will each 
consume 0.25” section of board area.
The PCBs are manufactured as 4 layer boards, with a top and bottom layer and two 
intermediate layers for power and ground. All active components such as the FPGA, DSP 
and other packaged devices are placed on the top layer, while passive devices such as 
resistors and capacitors are placed on the bottom layer. This method is ideal for debugging 
since any signal trace can be removed or added (30 gauge wire) after PCB manufacturing 
and signal routing is simplified since power and ground routing is trivial.
4.2.2 Partitioning
A single PCB (see Figure 4.1) is insufficient to accommodate the increased number of 
components, devices and routing within the second generation system.





















The stock interface board for the camera contains connections for 3 separate buses: the 
power bus, the digital video bus and the option bus. All of these buses are required to 
properly interface with the camera and the second generation system. Only the first 16
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signals of the power bus are connected to the second generation system, while the 
remaining 24 signals contain only internal camera information and are reused in the 
second generation system. All the boards are connect to a portion of the power bus and the 
first board contains connections to the other two buses. The remaining two boards have a 
new bus consolidating all the necessary signals from camera and the first board (see 
Figure 4.2).









First Board - FPGA System
The FPGA socket and RS-232 voltage converter are placed on the first board since they 
have the most connections to the camera system. The remaining space on the board allows 
for the FIFOs to also be placed which are connected to the new vertical bus containing the 
shared 32-bit bus.
Second Board • DSP System
The 1394 system is restricted to the third board because the component form factors [7] 
make board stacking difficult. The remaining DSP system is placed on the second board. 
The DSP system requires many internal signals which are not needed on interconnecting 
vertical buses. The DSP chip and the extra SRAM memory are placed along with the 
EEPROM socket (EEPROM must be removed for programming and testing). The DSP
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system also includes the bus exchanger to connect on to the shared 32-bit bus. Since the 
DSP chip is the main controller, it is necessary to have the CPLDs on this board as they 
support the static I/O (primarily connected to the FPGA and camera’s RS232) and bus 
exchanger controlling logic. This system also requires an oscillator to drive the DSP’s 
clock which is placed on the solder side of the PCB.
Third Board
The third and final board contains all of the components for the 1394 system. Since this 
system requires galvanic isolation, meticulous planning is necessary to ensure all 
components are located on the appropriate ground and power planes. The LLC is placed 
directly beside the shared 32-bit bus along with the control signals from the CPLDs on the 
DSP board. A small gap is reserved for the isolating capacitors and a bus holder for the 
LLC is placed to implement the TI method of galvanic isolation. The 1394 connectors are 
mounted vertically to save PCB area and the PHY is placed according to the area 
demanded by the analog components for the physical 1394 connection. The DC-to-DC 
converter is placed onto the PCB comer along with the 3.3V and 5V regulators all of 
which are on separate power/ground planes. Since this is the final board, the power 
connector for the camera is also placed here.
4.2.3 Manual Routing
The task of routing is performed manually since automatic routing was unsuccessful at 
meeting the limited 4 layer constraints of the PCBs. Auto-routers generally require many 
board layers with the intent that implementation time will be fast and inexpensive, but at a 
higher manufacturing cost for more layers. The manual routing of the three PCB required 
approximately 4 weeks where some design changes were made to improve signal routing.
Power Routing
Since the internal two layers of each PCB contained power and ground, routing is very 
simple by placing a through-hole and connecting the trace to the appropriate plane. Each
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power/ground pair on all active devices has a 0.00 lpF capacitor placed to prevent power 
loss to the device in case of excessive current spikes. Each board also has two to four lOpF 
capacitors placed to smooth out the power.
Signal Routing
After power and ground routing is performed, signal routing begins. Each component’s 
final placement depends on the signal routing in order to obtain the most area efficient 
implementation. Signal widths are 0.5mm at angles of 0 ,45  and 90 degrees.
4.2.4 Verification
Due to the complexity of the second generation system, a verification tool is used to 
determine if the PCB layout violates any design rules or deviates from the schematic 
netlist.
4.3 PCB Tests
4.3.1 Post Fabrication Testing
For the first test of the PCB, all traces, power and ground planes are tested for shorts to 
confirm that the physical design is free of manufacturing errors prior to any soldering. See 
Appendix C.3 "Fabricated Boards" on page 318.
4.3.2 Pre Power Up Testing
Once all components and devices are soldered on the PCBs, another test for shorts on the 
adjacent traces, power and ground places is performed. Any problems have to be resolved 
before power up. See Appendix C.4 "Assembled Boards" on page 321.
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4.4 Software Tools
4.4.1 DSP Assembler/C Compiler
A TMS320C5x programming suite including an assembler and C compiler is obtained to 
aid in the programming of the DSP device. However, this particular architecture does not 
implement C code and functions well since the hardware stack is only 8 words long. To 
resolve this a special software stack is implemented using pointer manipulations; however, 
the performance is not optimal [21]. With the addition of special hardware on the system, 
access to these devices requires that specific operating conditions are met. To be certain 
that all interfacing operations are performed correctly, all code is written in assembly 
language to obtain the most efficient usage of device interfacing and memory [20].
4.4.2 Microsoft Visual Studio v6 and Adaptec 1394 API
The target operating system, Windows NT 4.0, architecture does not allow for direct 
implementation of the DEEE 1394 interface; however, Windows 98 and Windows 2000 are 
somewhat capable. An Adaptec (third party) card and software API is used to interface to 
1394 devices within the Windows NT environment [2]. This API is accessed through C 
library functions directly coded with the monitoring software using Microsoft Visual 
Studio v6. Some portions of the software code written for the first generation system are 
reused for this system. This software, as in the first generation system, requires special 
coding techniques such as multi-threading to properly communicate with 1394 devices 
while still maintaining Windows compatibility.
4.5 Individual System Test
Each board is powered up independent of the camera system and other boards to verify 
power consumption limits.
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4.5.1 Stand-Alone Tests 
DSP Board
As the DSP is the main controller, tests on this system are performed first. With the aid of 
an EEPROM emulator, the bootup procedure is tested along with patterned RAM tests and 
CPLD interface tests (static I/O, FPGA and 1394 signals). Minor changes to the CPLD 
interface logic are applied here.
DSP and FPGA Boards
Tests are performed to check the DSPs ability to properly program the FPGA under serial 
peripheral mode along with FIFO tests to verify proper data transmission to the DSP. RS- 
232 communication tests (to and from an external terminal) are also performed requiring 
many changes to the CPLD logic to correct data receiving problems.
1394 Board
Tests are performed to check that power is being sourced from the 1394 bus to operate the 
PHY in repeater mode with no external camera power. Additional tests are performed to 
verify proper operation of the bus holder circuits for galvanic isolation.
DSP and 1394 Boards
All 1394 transaction commands and bandwidth limits are tested with preliminary DSP and 
PC code. A watchdog timer is added to the CPLD logic to avoid DSP and system lockups 
during 1394 LLC communication.
4.5.2 Camera Tests
After non-camera individual board tests are performed, all boards are combined in the 
final system and in the camera where signal connectivity is verified (see Figure 4.3).
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Figure 4J Second Generation System Combined with DALSA Camera
Final code writing begins by building up from the preliminary code developed for testing 
the individual systems. A Simple FPGA algorithm is designed to transmit unprocessed/ 
uncompressed data to the DSP to transmit to the host PC via asynchronous transactions.
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4.6 Software Design
4.6.1 Second Generation System
The DSP’s ROM boot loader loads a small portion o f code from the EEPROM which 
when executed intelligently loads the full firmware from the EEPROM (see Figure 4.4). 
This firmware may be fragmented depending on the rules provided to the object linker 
(See Appendix D. 1.2.2 "linkcode.cmd" on page 330).











SFFFF DSP Loader Data
-----------  . . I
The firmware code initializes the system and sets up the 1394 network stack as interrupt 
driven code. Along with the required CSR registers [10], the 1394 stack offers the host 
complete access to the DSP’s data and program for debugging purposes (see Figure 4.5).
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Figure 4.5 Second Generation System 1394 Memory Map
Second Generation System 
1394 Memory Map 
(base =  SFFFF F000 0000)
$ 0  0200 - 00400 
$ I 0000 -1 FFFF 
S 20000  - 2FFFF 
$ 3 0000 - 3 FFFF 






The system then monitors the command register for changes that the host will make 
through 1394 asynchronous transactions (see Figure 4.6).
Figure 4.6 Command Register Bits
Command Register Bits































































































The command register is interpreted by bit decomposition and specific commands are 
initiated such as programming the FPGA, starting capture, stopping capture, etc. This 
format closely matches the standardized methods for communicating to low-end frame 
video cameras [ 1]. All DSP Code can be found in Appendix D. 1 "DSP Code" on page 324.
4.6.2 PC Monitoring/Processing System
The PC software is written in C++ using a series of classes to provide both a graphical 
user interface (GUI) and an easy coding method to communicate with one or more 
cameras. The 1394 device interface is separated into a single class which allows for easy 
upgrading from the Adaptec API to the Microsoft API when fully completed (see Figure 
4.7).
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Figure 4.7 PC Monitoring/Processing System C++ Classes
Window's User and Kernel Level Systems
I
Frame Class: 
manage and Filter main 
window non-client messages, 
window position, resizing, 
etc.
I
Multiple Document Interface 
Frame Class: 
manage and filter child 
window non-client messages, 
window position, resizing, 
etc.
I
Document View Class: 
Display recreated process 
image data, handle document 
specific user commands
Main Routine Class: 
message dispatcher, class 
communication
1394 Class (multi-threaded): 
Send/receive 1394 
transactions to a single device I
Camera Interface Class: 
Send/receive maintenance 
messages to camera (FPGA 
programming, algorithm and 
camera settings)
Document Data Class: 
Manage document data for 
loading/saving/aquiring from 
1394 device, interfacing to 
video processors
Dyamically Loadable Video 
Processor Module: 
Specific algorithm 
information and incoming 
data processor
Incoming processed data from the camera(s) is received by the kernel to the 1394 thread 
and placed in the message queue with other Windows messages and are processed when 
the application receives processor time. Windows messages are processed by the GUI 
portion of the application while incoming data messages are processed by an external 
video processing module in the form of a Windows dynamic link library (DLL). This 
video processor module contains code to control hardware/software algorithm settings, 
processing the incoming data, algorithm specific DSP processing code and FPGA 
bitstream. This method allows any algorithm to be added without having to modify the 
existing application. All PC Windows code can be found in Appendix D.5 "Main PC Host 
Software Code" on page 457.
4.7 Summary
All the PCBs were tested at each processing step and found to operate as expected with 
only a few minor changes necessary (resistor, capacitor adjustment and one trace added).
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The DSP hardware interface to the FIFOs, 1394 LLC and DALSA MCU also functioned 
properly. Some changes to the original CPLD logic code was needed to adjust for device 
timing and errors. The DSP read/write serial communication to the FPGA’s register and 
RAMs operates properly. The DSP 1394 network stack is also operational supporting all 
1394 transaction types, however, the host system’s interface card drivers have some 
difficulty communicating to the system during bus resets. A simple algorithm is 
implemented showing data read from the camera being transmitted to the host system.
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Operational Tests and 
Results
5.1 Introduction
This chapter presents results of the system test. This follows from 
the hardware assembly and writing of software and hardware code.
5.2 Test Setup
The second generation processing system is assembled and 
connected to all the debugging sub-systems and mounted within the 
DALSA camera. A IBM compatible PC running Windows NT v4.0 
with a third party 1394 interface card is used as the host/monitoring 
system for the system. An oscilloscope is also employed to provide 
useful hardware debugging information (see Figure S.l).
A miniature conveyor system (a cylinder providing 4096 scan lines 
per revolution) is used to simulate a manufacturer’s production line. 
Since the conveyor is not on the 1394 bus, the synchronization 
signals from the shaft encoder are connected directly into the 
camera processing system.
A high precision power supply (low peak-to-peak noise) providing 
+/- 5V and +/- 15V is necessary for the camera’s highly sensitive
Operational Tests and Results Introduction 74
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
CCD electronics. Because of the transfer characteristics of the isolating DC-to-DC 
converter on the 1394 board, a standard PC power supply is used to power the 1394 bus.
Figure 5.1 Testing Environment
The PC host system connects to the system primarily with a 1394 cable to support the real­
time data transfer operation. For debugging and development purposes, a Xilinx XChecker 
and an EEPROM emulator are also connected (see Figure 5.2). However, in normal 
operation only the 1394 cable and power lines would be connected to the system. The 
XChecker is connected to a 6-pin vertical bus on the DSP board to allow for in-system 
programming of the CPLDs. The EEPROM emulator is connected directly to the 
EEPROM socket (using a special male connector) on the DSP board to simplify firmware 
development and testing without removing, reprogramming and replacing an actual 
EEPROM device.
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Figure 5.2 Test Fixture
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5.3 Operational Overview
All firmware code is developed on the PC where it is downloaded to the emulator when 
the camera system is powered down. Upon power up, the DSP loads its configuration/code 
from the emulator and is ready for normal operation.
Starting the host/monitoring Windows application on the PC locates the camera on the 
1394 bus and waits for the controlling user to choose a video processing algorithm. 
Parameters for the camera and algorithm can then be set for the particular material under 
test. Once all parameters are set and the material is in place, real-time processing can 
begin. The host transmits the video processor specific FPGA bitstream and DSP code to 
the camera system where the FPGA is programmed and loaded with operational 
parameters. The programmed FPGA is then instructed to begin processing the real-time 
data flow from the camera. The FPGA moves this processed data to the FIFO where it is 
received by the DSP and processed again (if necessary). The data is transferred to the host/ 
monitoring system using the 1394 isochronous transactions where it is processed again (if 
necessary) and displayed to the controller. In a real world application, the detection of a 
variety of defects would result in appropriate product or manufacturing system repairs/ 
maintenance or improvements.
5.4 Realizing a video processing algorithm
The second generations hardware constraints must be thoroughly considered prior to 
designing and implementing a new video processing algorithm. The limitation of RAM 
elements and arithmetic functions in the FPGA force the planning of resource partitioning 
between the FPGA, DSP and host/monitoring portions of the system. Specifically within 
the FPGA, the video processing algorithm must interface and co-exist with other internal 
sub-systems to achieve a functional result.
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5.4.1 O ther FPGA Sub-Systems
Although the FPGA’s main function is to accommodate the video processing algorithm, it
also contains the following sub-systems that are crucial to system operation (see Figure
5.3):
• Controller interface (controls sub-systems, receives programmable values for video 
processing algorithms)
• FIFO controller (controls writes, resets and programmable almost full and empty flags 
in FIFO)
• Reset controller (performs a stabilized synchronous resets on all sub-systems after pro­
gramming)
• External sync processor (modifies external synchronizations signals from conveyor 
appropriately for the camera)
















Once the in-camera processing algorithm meets all the necessary requirements of the sub­
systems, physical implementation can begin.
5.4.2 Algorithm Coding Steps
The steps taken in coding a video processing algorithm for the second generation system 
are:
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1. Write/modify Video Processor VHDL code
2. Analyze with Synopsys Design Compiler; if failed, go to step 1 (fix errors)
3. Link into other FPGA sub-systems code
4. Compile to target Xilinx 4000 series technology
5. Check approximate speed requirements and resource allocation; if failed, go to step 1 
(fix to meet constraints)
6. Convert to standard logic gates (Synopsys cannot export directly to 4000 series bit­
streams)
7. Export to Xilinx hierarchal design format
8. Optimize logic design with Xilinx optimizer tool (remove extra buffers, etc.)
9. Execute Xilinx partition, place and route tool
10. Check actual speed requirements and resource allocation; if failed, go to step 1 (rede­
sign to meet constraints)
11. Generate downloadable bitstream hie
12. Code TMS320C5x DSP code to process data from FPGA system
13. Code video processor Windows DLL with specific decompressing/processing code to 
interface with monitor/processing application
14. Link in FPGA bitstream and DSP code as resources into video processor DLL module
15. Test algorithm functionality and performance; if failed, go to step 1,11 or 12
5.5 FPGA Performance
The FPGA in the second generation system is a Xilinx 4010E-3, with 400 CLBs and a 
CLB delay time of 3ns. It was not possible to obtain a faster device from Xilinx; therefore, 
the operational speed of the FPGA logic is below the maximum predicted speed.
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5.5.1 Video Processing Algorithms
For testing and debugging purposes, the variable camera speed is set to SMHz. Each 
algorithm presented here is executed over a span of 8 hours to test the stability of the 
system. The hardware descriptions of these algorithms can be found in Appendix D.2.4 
"Video Processor VHDL Code" on page 407.
Focus Processor
Unlike the first generation system, where real time data transfer was not possible, in this 
second generation system an uncompressed data stream is able to be moved from the 
camera to the host system without any data loss. A major use of the transmission of the 
uncompressed data stream is to allow the set-up procedures associated with focusing the 
camera lens on the target scanning material, and in adjusting the illumination of the 
material.
Lineup Processor
The lineup processor passes only the video data on the borders of the CCD sensor. This 
processor is designed for multiple camera environments where limited video data is 
needed to set up all the camera positions.
DeltaTracker and Minimum/Maximum Processors
Two of the algorithms implemented in the first generation system have been easily ported 
to the second generation system for comparison purposes. Both the DeltaTracker and 
Minimum/Maximum algorithms operate continuously and accurately in this system.
Fuzzy Logic Processor
Based on research work performed by Hossain Hajimowlana [8], a new algorithm, which 
requires real-time data look-ups, is also implemented. This algorithm is based on a fuzzy
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logic paradigm, and can detect defects on patterned backgrounds where other simple 
algorithms fail (see Figure 5.4).





A fuzzy logic system uses a fuzzifier to convert a set of logical inputs into linguistic 
descriptions such as moderate or very high. Based on a series of rules, an inference engine 
interprets these series of descriptions into a final term, for example, not likely or definitely. 
A defuzzifier reforms the term into logic outputs to be processed further if necessary (see 
Figure 5.5).










To implement a fuzzy logic system for this application in an FPGA, the crisp inputs 
(logical) for the fuzzifer are first derived from the input video stream. Through exhaustive
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experimentation with unprocessed video samples, correlations between the oscillations 
and mean of the luminance level were found in a scan lines with defects. Therefore, for 
this algorithm, two feature extractors are implemented to analyze the number of 
oscillations in the luminance level (based on a programmable tolerance) and the mean 
luminance level of a scan line. The complete fuzzy system (fuzzifer, inference engine and 
defuzzifier) are functionally combined into a single look-up table which is addressed by 
the combined output of the feature extractors. This simplifies the hardware design 
constraints and optimizes the allocation of FPGA resources. By analyzing unprocessed 
video data with off-line software, the contents of this look-up table are computed prior to 
real-time processing (see Figure 5.6).
































The intent of the fuzzy algorithm is to tag lines with potential defects for further 
processing by another algorithm that will remove the non-defective background patterns. 
A DSP based algorithm is also presented that uses an auto-regressive (AR) filter to predict 
the next pixel values of the video stream. If the pixel value deviates by a programmable 
tolerance, that pixel value is considered defective. A lookup table is also included to 
maintain the predictors consistency after a defect is found (see Figure 5.7). Similarly as in 
the fuzzy algorithm, the coefficients of the AR filter must be computed off-line with 
unprocessed video samples.
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Figure 5.8 shows the monitoring/processing software operating with a series of vertical 
black and white lines (extremes on the luminance scale) with some defects added. The 
fuzzy algorithm (implemented in the FPGA and monitoring/processing software only) 
shows the lines where potential defects are present on the material under test. The AR 
predictor portion of the system is not implemented in the DSP due to the 1394 system 
overhead (see “DSP Performance” on page 85), however, examples from [8] are shown in 
Figure 5.9.
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Figure 5.8 Monitoring/Processing System Operating in Real Time
Figure 5.9 AR Predictor Examples
Original
I After AR Predictor n=7, threshold = 0.3
I After AR Predictor n=7, threshold^ l.o
5.5.2 FIFO Performance
Since the FIFOs are synchronous devices, write speeds to the device are limited to the 
speed of the FPGA (in this case 5MHz). The combined data width of the FIFOs is 27 bits 
at 5MHz which translates to 135Mbps or 17MBps write throughput. Newer devices
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compatible with these older FIFOs are now available in smaller packages with larger 
depths and data widths [4].
5.5.3 FPGA-to-DSP communication
The FPGA-to-DSP communication operates quickly and reliably, as expected, in order to 
transmit the register and RAM data prior to processing.
5.6 DSP Performance
The DSP chip did not perform as well as expected, mainly due to the fact that it performs 
two functions: system controller and arithmetic processor. The 1394 network stack 
consumed most of the code and most of the processing time in interfacing to the delayed 
1394 LLC. Isochronous writes on the 1394 bus were considerably slower than expected 
only reaching approximately 4MBps with no other DSP processes active.
Performance was also lower since the firmware was loaded into external memory rather 
than internal memory (which was reserved for system variables and 1394 data). External 
memory access slows down the DSP since it cannot read/write to data and program 
memory simultaneously. By dedicating the internal memory to the most sensitive variables 
and procedures, performance may be increased.
The DSP is only operating at 25MHz (for hardware debugging purposes) but may operate 
up to a maximum of 33MHz due to limitations with the 1394 LLC. Performance can be 
increased approximately 33% by increasing the clock speed to maximum.
5.7 1394 Performance
As mentioned above, the interface to the 1394 LLC is unpredictably delayed (see 
“TSB12C01A Interfacing” on page 50). PHY lockups occur during bus reset events due 
to an error in the PHY circuity. This was later corrected by adding some passive devices;
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however, the PHY no longer operates in repeater mode when the LLC is powered down. 
These devices are no longer recommended by TI for new designs since newer devices, 
which correct these problems, are being released. These new devices are also compliant to 
IEEE-1394A which supports proper transfer at 400Mbps and implements the TI galvanic 
isolation method internally without external bus holding circuitry [29] [33].
5.8 CPLD Devices
The CPLD devices operated as expected and were very easy to program when soldered 
within the system. The logic to drive the DSP interface to the 1394 devices could have 
been improved if more I/O pins were available to introduce background writes. Even in 
their simplest form these writes could not be implemented since the address lines to the 
1394 LLC were not buffered. Because of this the DSP is required to wait until the whole 
operation to the LLC is completed.
5.9 Summary
Algorithms presented in the earlier chapters and the fuzzy algorithm (briefly described in 
this chapter) are implemented successfully in the second generation hardware, with the 
exception of the AR predictor. Although some portions of the system can be improved by 
using newer components and devices available at the present time, the system design 
concept is proven.
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6.1 Summary and Contributions
In this thesis we have described the design of a new in-camera 
processing system, targeted to web defect inspection applications. 
The processor system is mounted inside a line-scan TDI camera 
(supplied by DALSA Inc.) and contains three sub-systems: a Field 
Programmable Gate Array (FPGA) for direct video processing 
(connected to the digital video bus); a Digital Signal Processor 
(DSP) chip for system control and off-line processing; an IEEE 
1394-1995 networking interface including protocol handling and 
galvanic isolation for multiple power supplies on the network.
This in-camera processing system represents a second generation 
design; the first generation design used only a FPGA for the 
processing hardware and there were no networking capabilities
The in-camera (line scan) processing system can process the video 
stream much more efficiently in a multiple camera system than 
using an external analysis system (host PC based), which is the 
standard approach for most industrial inspection applications. With 
the addition of the DSP chip, more types o f video processing
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algorithms are available. The 1394 interface allows an inexpensive networking system to 
be implemented targeted to multiple camera environments.
Details of the new system design are presented in this thesis and a complete illustrative 
example is provided using a fuzzy logic algorithm developed by Hossain Hajimowlana in 
a complementary research project [8].
The software and programmable hardware for the first generation was successfully written 
to form a basis for the second generation system. The second generation was successfully 
designed and implemented within the constraints of the target DALSA camera. All o f the 
sub-systems software and programmable hardware operated as expected to prove the 
design concept.
6.2 Suggestions for Future Work
DALSA’s CCD sensors and cameras scanning speeds are increasing rapidly each year. 
Although the devices used in the second generation system function together to prove the 
system concept, they will not be fast enough for the latest generation sensor components. 
Faster devices are needed which can support the real-time requirements as these sensor 
speeds increase.
Xilinx offers two new series of FPGAs known as the Spartan [36] (low-cost) and the 
Virtex [37] (high-density) which are based heavily on the 4000E architecture. These 
devices resolve some of the capacity problems associated with the 4000E series and are 
projected for larger and faster designs. Accompanying these devices are a new series of 
libraries and tools which link into the current tool set to provide PCI core interfaces 
(compliant to v2.1) and DSP core ALUs. These devices could be used to improve real­
time FPGA algorithms and provide standardized bus communication within the camera to 
other devices.
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TI has introduced a new level of DSPs, the TMS320C6x series. These new DSPs operate 
up to 300MHz and can perform 8 instructions per cycle by using very long instruction 
word (VLIW) architectures. The merging of DSP and VLIW architectures into a single 
system generates performance characteristics greater than a Pentium level processor. This 
new DSP is available in two models (fixed point [23] and floating point [26]) which are 
pin-for-pin compatible. TI has addressed the external memory and device interfacing 
issues by implementing glueless interfaces to external memory and other commonly used 
devices [24] (FIFOs, PCI bus, asynchronous bus). Based on the speed of the camera and 
sensor, multiple TMS320C6x devices could be used to implement sophisticated internal 
post processing algorithms.
TI has also introduced a new series of high-performance 1394 LLCs for PCI buses. These 
new LLCs provide internal command FIFOs up to 16K bytes which reduces the PCI bus 
transfer delays and latencies [32]. Along with the 400Mbps PHY devices [33], the 1394 
interface speeds and network performance could be increased to reduce controller 
overhead.
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Appendix A
First Generation System 
Hardware
This appendix contains the hardware design for the first generation 
system. The design itself is in a Design Works v3.l.5 schematic 
capture database (A. 1 "Schematics" on page 94) where it is used to 
verify with the manual layout (A.2 "PCB Layout" on page 97) 
generated with the Douglas Professional Layout v4.6 tool. The 
layout is used to manufacture the PCB (A.3 "Fabricated Board" on 
page 98) by Douglas’ PCB Manufacturing Facilities. The 
assembled board (with the help of Dalsa Inc.) is shown in A.4 
"Assembled Board" on page 99.
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A.2.2 Solder Side
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Appendix B
First Generation System 
Software Code
B.l MCU Code
B .l.l Code Building Utilities
The freeware mini-assembler AS 11.EXE does not allow for 
external file referencing (“include” statements). To remedy this, a 
script is created which attaches the 68HC11 register description file 
before the desired assembly file and calls AS 11 to build the code. 
For example, to assemble DALSA.ASM, execute: ASM 
DALSA.ASM. If no errors occur, the final DALSA.S19 is created.
B.l.1.1 ASM.BAT
SECHO OFF
IF NOT EXIST %1.ASM GOTO NOFILE
COPY HC11REG.EQU+%1.ASM TEMP.ASM »  NUL
ASH TEMP-ASM
IF ERRORLEVEL 1 GOTO ASMERR 
IF NOT EXIST %1.S19 GOTO NODELETE 
DEL %l.s!9 »  NUL 
:NODELETE
REN TEMP.S19 %1.S19 »  NUL
GOTO END
:ASMERR
ECHO ASSEMBLY ERROR IN %1.ASM 
GOTO END 
:NOFILE
ECHO FILE %1.ASM DOES NOT EXIST 
:END
IF NOT EXIST TEMP.ASM GOTO STOP
DEL TEMP.ASM »  NUL
:STOP
First Generation System Software Code MCU Code 101





* These equate statements are intended for use with
* the non-multiplexed bus parts of the MC68HC11 family
* of microcontrollers, (e.g. A series, D series, E series, and L series)
*
* They are comnonly used as offsets to the x index register
* which contains the register block base address, i.e.
* $1000 for the "A' series, *E“ series, and ”L' series, and $0000 for the
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* the following table of addresses corresponds to the memory
* map of the MC68L11E9; consult a memory map of your device if
* using
*
any other 6811 device in this socket
iodev EQU $00a5 ;this address is ONLY valid for BUFFALO
pvicl EQU $00e8 .•these other addresses will be constant











bufstck EQU $0041 .-this stack is valid for BUFFALO 3.4
rammid EQU $0100





B.1.3 Internal EEPROM Code
B. 1.3.1 DALSA.ASM
DALSA.ASM contains code which is loaded into the MCU’s internal EEPROM. This 
includes the main bootup, and common subroutines for RS-232 and EEPROM functions. 
The subroutines are placed in an order to optimize the use of the BSR and BRA opcodes 
(2 bytes) instead of the JSR and JMP opcodes (3 bytes). Due to the slow EEPROM write 
cycle the DALSA.S 19 tile should be loaded into the EEPROM using the BUFFALO “load 
t” instruction at 300 baud.
File: DALSA.ASM
Dalsa Project EEPROM boot software and universal subroutines for 
the 68HC11 onboard microcontroller
First Generation System Software Code MCU Code 103
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 






















































; Right now, just output ‘ERROR* and jump to
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* Transmit XON to serial port
txxon ldaa #XON ,* load ACCA with XON code
bra tx ; transmit
* Transmit XOFF to serial port
txxoff ldaa #XOFF ; load ACCA with XOFF code
*
* Transmit ACCA to serial port
tx brclr scsr,x $80 tx ; wait for bit 7 of scsr to go high
staa scdr.x ; send data
rts ; return
* Output a string
ostring jsr outstr 
ldx #regbas 
rts
* Recieve data from serial port (non-blocking), result in ACCA, Z set if none
rxnbk brset scsr,x $20 rxbkO ; Check to see if anything is waiting for us
clra ; set Z flag on and ACCA to zero
rts ; Nothing waiting, return
#
* Receive data from serial port (blocking), result in ACCA
rxbk brclr scsr,x $20 rxbk ,• wait for bit 5 of scsr to go high 















; Check for errors
,- if no errors, get data and return
; shift right once 
; or $30 to get a numerical result 
; output transmit error type 
; jump to error handler 
; get received data 
; return
initport EQU *
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* Disable some devices on Che EVAL board
clra
tap ,- Stop mode, xirq, and irq are enabled
staa iodev ; Tell BUFFALO that we are using the SCI
jsr initio ; Initialize SCI 10
ldx iregbas
ldaa #$15
staa hprio.x ; Turn off the E-clock to save power
* Disable SPI and A/D converter
clra
staa spcr.x ,- Disable SPI
staa option,x ; Disable A/D converter system
* Set ALL Port C to inputs
clr ddrc.x ,- Set PORTC to all inputs




* Enable Port D [3:2] as a 2 bit output port (EEPROM -Write_Enable and
* -Output_Enable)
* Port D [1:0] TxOutS, RxInS
* Port D [3:2] /WSS /ProgS





* EEPROM -WE high, -OE high. XILINX -PROG high (EEPROM in safe mode, XILINX




* Set FULL-INPUT HANDSHAKE mode
* This will allow us to use PIN 6 as a static output
* This is controlled by the LSB of "pioc", and note that the output is inverted
* NOTE: DO NOT READ PORTCL or pin 6 will toggle unexpectedly
ldaa #$11
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* Receive data from serial port (block) with XON/XOFF, result in ACCA
*





























.•initialize the stack pointer
$3 = buffalo
$20 = load and run ® 100
$21-$2f prog $l-$f
* Load program in EEPROM at index ACCD into microcontroller
bsr getptsz ,-get directory entry
ldd zeroram .•move to start pointer
bsr seteeadd
bsr wordread ,-get memory address
xgdy .-move it to the Y
bsr wordread ,-get packet size
cpd #0 ;is it zero?
beq loadprg2 ;if zero, we are done, execute
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;if not, save it
;get data 
,-write it to ram 
.•increment the pointer 
,-subtract 1 from the size
;if its not zero get more
;when its zero, go to the next packet
;jump to the execution location















* Read a WORD from the EEPROM, result in ACCD






* Read a BYTE from the EEPROM, result in ACCA





bset portd.x $10 
rts
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* Set EEPROM Address in ACCD









store low order bits (0-7) to port B
shift higher order bits (8-12) left 3 times
the last shift will place the MSB on the carry
store higher order address to port A














* Write a BYTE to the EEPROM and increment the address
bytewrit bset portd.x $10 
bset ddrc.x $ff 
staa portc.x 
bclr portd.x $20 








turn EEPROM read mode off
set port C to output
place data on bus
set WE low
set WE high
save the Y index
wait for write cycle to finish
; set port C to input
; restore the Y and follow through the next
* Increment EEPROM Address, ACCD destroyed
inceeadd inc portb.x 
bne inceeadO 
port A modification
increment port B (0-7 address bits)
if port B has bot incremented to 0, then skip
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ldaa porta,x ; add 8 to port A (8-12 address bits)
adda #8
staa porta,x
inceeadl bcc inceeadO ; set up for pioc modification (ALWAYS OR BY
SIS)
ldaa pioc.x ,- if the carry is not set, store value anyway
eora #1 ,- decrement ACCA, remember pin 6 output is
inverted
inceead2 staa pioc.x
inceeadO rts ,• return
































* Get EEPROM Address, result in ACCD
geteeadd ldaa pioc,x ,- get value of pin 6 from pioc
eora #1 ,- invert it
asra ; shift it to the right, which is an easy way
to put it in the carry flag
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ldaa porta,x ; get the higher order (8-12) bits from port A
rora ; shift to the right 3 times
rora
rora
anda #255-128-64 ,- remove higher order bits (15-14)
ldab portb.x ,- load ACCB (lower ACCD) with low order bits (0-
7)
rts ,- return










B.1.4 Downloadable Modules 
B.l.4.1 EEFORMAT.ASM
The EEFORMAT code formats the external EEPROM filing system. The first 64 bytes 
(for 16 entries) contains the pointers and sizes of the files and free space. This code is 
executed using the $20 command instruction (see “DALSA.ASM” on page 103) which 
executes incoming MCU code without loading it into the EEPROM filing system.
File: LDEEFPGA.ASM
Dalsa Project EEPROM formatting software for 68HC11 onboard 
microcontr o Her 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
Date Created: March 28, 1996
#INCLUDE 'hcllreg.equ'
errhand EQU main+3 
seteeadd EQU errhand+3
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* Some extra equates for this program
dirents EQU 16 
ramsize EQU 16384 
dirsize EQU dirents*4
EEPROM Memory MAP
Lower 16K memory (Upper 16 for FPGA bit map)
soooo Location of free space
$0002 Size of free space
$0004 Location of file 1
$0006 Size of file 1
$0008 Location of file 2
$000A Size of file 2
$003C Location of file 15
$Q03E Size of file 15
* Set program origin to the start of free RAM
ORS raitmid 
eeformat EQU *




* Write a "G* to the host
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We first place the EEPROM into a safe mode. The FPGA (after a reset) will 
have all of its prograimiable pins set to high impedance. Its probably not 
a good idea to run this when the FPGA is programmed with an unknown 
configuration.
Set /WE high and /OE high on EEPROM 
Set /WS low and /PROG low on FPGA




* Initialize the address of the EEPROM to 0000
ldd #0 
jsr seteeadd











* Jump to MAIN
jmp main
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B.1.5 External EEPROM Modules 
B.U.1 LDS19.ASM
The LDS19 code reads in an S 19 file from the host and converts it into a segmented code 
format which can be loaded and executed from the main command level.
File: LDS19.ASM
Dalsa Project S19 loading software into EEPROM filing system for 
the 68HC11 onboard microcontroller 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
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* Some extra equates for this program
prgstrt EQU prt6 
written EQU prt7 
secsize EQU prt8



















.-create a file in EEPROM filing system 
;slcip white space
;check for "S'
;error out if it isn't an S
;read header
;is it the 9 record
Fust Generation System Software Code MCU Code 1 IS







tst tmp3 ;is this the first line?
beq firstln
cpd ldoffst ;not first line, check if continuing from
beq mrbytes ; previous address
bsr wreeprom ;if not flush old size
bsr inbegin ,-write new pointer (on first line too)
jsr getbyte ;get data byte
jsr bytewrit ,-write it
ldd written ,-update bytes written in section
addd #1
std written
ldd ldoffst ,-update pointer
addd #1
std ldoffst
dec count ,-decrement line counter
bne mrbytes





bne lderror ,-error out if it fails
bset tmp3 $1
brclr tmp2 $ff getmore
bsr wreeprom ,-write program beginning
ldd prgstrt
bsr inbegin
jsr fini load ,-update directory entry
jsr txxon ;enable flow control, leave
jmp main
jsr txxon ,-error, enable flow control, goto
jmp errhand
jsr rxbkflow ,-get second character
anda *255-49
staa tmp2 ,-set flag it it's a 9





bsr getbyte ,-get MCU offset
bsr getbyte
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return back to previous pointer





















,-Write MCU address 
;rememeber size location
,-write zero size for now
;Get a hex (2 ascii bytes) from host 
;use BUFFALO conversion code
B.l.5.2 LDEEFPGA.ASM
The LDEEFPGA code reads in a FPGA bitstream (stripped of Xilinx file and date fields) 
and saves it into the upper 16K of the external EEPROM. This code performs burst writes 
to the EEPROM (up to 64 writes in a single cycle) to improve downloading time for 9600 
baud (originally done at 300 baud).
File: LDenrPGA.ASM
Dalsa Project EEPROM burst loading software for the 68HC11 onboard
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microcontroller to load the FPGA bitmaps 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
Date Created: March 28, 1996
#INCLUDE 'hcllreg.equ'
This program read an FPGA bitmap from the host computer and stores it in 
the upper 16K of the external EEPROM. Prior to the FPGA data, 2 bytes 
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Some extra equates for this program
pagesiz is the number of bytes to write in one EEPROM write cycle. This 
value should always be a power of 2 and should not exceed 32 since the 
68HC11 is fast enough in this configuration. However, only a maximum 





byteslef EQU $00 
totalbyt EQU $02 
flushlim EQU $04
' Set program origin to the start of free RAM
ORG rammid 
ldeefpga EQU *
* Use EEPROM function to initialize the ports 
jsr initport
We first place the EEPROM into a safe mode. The FPGA (after a reset) will 
have all of its programmable pins set to high impedance. Its probably not
a good idea to run this when the FPGA is programmed with an unknown
configuration.
Set /WE high and /OE high on EEPROM
Set /WS high and /PROG low on FPGA
Make sure /WS is high since it controls the high order address line to the 
external EEPROM.
ldaa *$38
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* Set buffer pointer 
«
ldy #brbufbeg
The FPGA code actually contains the number of bytes in the bitmap. We 
will process this data to determine when this program should complete.
The first byte of the FPGA bitmap is a $FF or a dumtty byte. It 
contains no valid information.
The next byte is a combination of both the preamble code and high 
order size code. The first 4 bits of this code should be "0010' or 
$2. The next for bytes are the high order size of the 24 bit size 
code. This code is in terms of bits to be received.
The next two bytes are the middle bits of the size code and the 
remaining byte is a combination of the low order size code and 
another duitmy code. 4 bits for the low order size and 4 bits *1111* 
or $f for dummy code.
Example:
< F F > <  20 >< 0 D > <  2 D > <  6F > < ...
1111 1111 0010 0000 0000 1101 0010 1101 0110 1 1 1 1  xxxxxxxx
<dummy > <preamble> <length count > <dumny> <data...
< bits> < code> < > < bits> <frame..
The length cound is: OOD2D6 = 53974 bits
Dividing this value by 8 we get 6746.75, which must be rounded up 
to 6747 which is the number of bytes required for the XC4003PC84 
FPGA.
The data's last byte is a postamble code which should contain 
"01111111* or $7f.
Write two dummy bytes, these will be filled in later with the size 
of the FPGA data in bytes. The loader will then know how many bytes
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In future versions, the preamble and postamble code will be checked 
just to make sure the bitmap is valid.








* Since we know the buffer has not flushed yet, we can read the data
* in it.
*
* Our intention is to read the length count, and divide it by 8. If
* a remainder exists, then we need to adjust the value by adding 1
* to it.
*
* Dividing my 8 can be a difficult process since the data is not in
* a proper form. We must bit shift first 4 times.
*
* To avoid bit shifting, we can just do it once. Instead of dividing
* by 8, we can multiply by 2. This will place the "decimal* point
* in the proper location.
Read the least significant length count (4 bits)
ldaa brbufbeg+6
* Move its MSB onto the carry
asla
* Now, shift the rest of the length cout (excluding the upper 4 bits)
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* check the least significant length for a "mantissa*
xgdy
brclr brbufbeg+6 $70 noincy
* If its present, increment the value
iny
* Store it for later use
noincy sty totalbyt 
*
* Subtract 5 from it so we can use it as a counter to finish reading






The value remaining to be received is stored in program memory. This is 
done because the remaining bytes will be required for a comparison later 
on.
mnloop std byteslef
* Read a byte from the host computer
*
jsr rxbk
* Write it to the EEPROM
bsr wrbrbyte
*
* Decrement the counter by 1
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* Move back Co address zero
ldd #0 
j sr seteeadd





lderror jmp errhand 
*








* Increment the buffer pointer
*
iny
* Check if we are at the end
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* Store the end of the buffer temporarily
*
flushbuf sty flushlim 
*
' Send an XOFF to tell the host to stop sending 
jsr txxoff
«
* Set the buffer pointer to the beginning 
»
ldy (tbrbufbeg
* Get the data from the buffer
*
wrbrloop ldaa O.y
* Place it on the BUS
staa portc,x
*
* Set /WE low on the EEPROM
bclr portd.x $20
* Since the 68HC11 is realatively slow compared to the write timing requied
* on the EEPROM, so we don't need any delays.
*
* Set /WE high on the EEPROM
bset portd.x $20
*
* We now increment the EEPROM's address.
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jsr inceeadd
Increment the buffer pointer 
iny
Compare the buffer pointer with flushlim 
cpy flushlim
If we are not done, send more 
bne wrbrloop




* Reset buffer pointer
*
ldy #brbufbeg
* Tell the host it can send again
jmp txxon




The LDFPGA code performs two operations: load the FPGA with the contents of the 
upper external EEPROM memory and to move the captured data to the host.
* File: LDFPGA.ASM
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Dalsa Project FPGA loading and capture coitmand level software for 
the 68HC11 onboard microcontroller 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
Date Created: March 28, 1996
#INCLUDE 'hcllreg.equ'
This program configures the FPGA with the data contained in the upper 16K 
of the external EEPROM. One this is done successfully, CAPTURE mode 
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* Use EEPROM function to initialize the ports
jsr initport
Before the FPGA can be prograimed, all the configuration memory must be 
cleared. This is done by setting /PROG on the FPGA low and waiting 300 
microseconds. To be safe we waited about 4 seconds.
Set /WE high and /OE is high on the EEPROM 
Set /WS high and /PROG low on the FPGA.
ldaa #$38 
staa portd.x





Tell the EEPROM to go into read mode and set the FPGA out of it's 
configuration clearing mode.
Set /WE high and /OE low on the EEPROM 
Set /WS high and /PROG high on the FPGA
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* After all the configuration memory has been cleared we have to wait for
* the FPGA to finish it's clearing cycle. This happens when the /ERR or
* /INIT line goes high.
initwait brclr porte,x $80 initwait
*




* Read in the number of bytes to send to the FPGA
*
jsr wordread




* Set the EEPROM in read mode
bclr portd,x $10
*






* Set PORT C to all inputs.
clr ddrc.x
* Increment the EEPROM's address.
jsr inceeadd
* set EEPROM into read mode
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* Set /WE high and /OE low on the EEPROM
* Set /WS high and /PROG high on the FPGA
bclr portd.x $10
*
* If an error does not exist, skip the error output.
*
brset porte,x $80 noperror
*




* Read Data from EEPROM
*
firstskp ldab porcc.x 
*
* Turn off EEPROM
*
* Set /WE high and /OE high on the EEPROM
* Set /WS high and /PROG high on the FPGA
bset portd.x $10








* We now begin handshaking with the FPGA. A low on /WS tells the FPGA that
* data is ready on the BUS.
*
* Set /WE high and /OE high on the EEPROM




* The following code is optional. It simply outputs the values being sent to
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We now set /WS high again Co tell the FPGA to use the data on the BUS.
Set /WE high and /OE high on the EEPROM 
Sec /WS high and /PROG high on the FPGA
bset portd.x $8
We now have to wait for the FPGA to fully process the data just passed. 
The FPGA is ready for more data when /BUSY goes high.
* This routine is commented out since the FPGA guarentees this to be done
* withing 60ns. The microcontroller takes about 120ns per cycle.
busywait brclr porta,x SI busywait
* Continue sending data until the Y has reached ZERO.
dey
bne loadloop
Set /WE high and /OE high on the EEPROM 




* Assume the corrent number of bytes were sent, the FPGA's DONE line should
* go high. We will check this just to be sure.
donewait brclr porte,x $40 donewait
* The DONE line is high
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* Output a "1’ to indicate out level
commando ldaa #$31 
jsr tx
* Wait for a command
jsr rxbk












* For FIFO reset, pulse reset line
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command3 cmpa #CMFRESET 
bne coiwnand4 
bset portc.x $80 
bclr portc.x $80
* Send a comand Co the FPGA






























getfpgaO brset scsr.x $20 getfpga2 
brclr porta,x $1 getfpgaO
ldy #8 
getfpgal ldaa portc.x 
lsra
ror ramlow 
bclr portc.x FPRCCL 
bset portc.x FPRCCL 
dey
bne getfpgal
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putfpgal bclr portc.x FPSDDA












The EEDELETE code deletes a file from the EEPROM filing system by removing the gap 
between the deleted file and the next file. The filing system does not support file 
replacement only additions, so the file must be deleted. This operation does not use any 
burst functions of the EEPROM, therefore it can take some time to remove a file at the 
beginning of the filing system.
* File: EEDELETE.ASM
*
* Dalsa Project EEPROM filing system file deleter for the onboard
* 68HC11 microcontroller
* NOT FOR PRODUCTION
* Copyright University of Windsor 1996-1999
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* Get free data pointers
jsr strtload
*


















* Store start as dest pointer
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* Compinsate other pointers
clra
clrb
* Get pointer data
fixloop std dirent
jsr seteeadd
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* Delete OK, goto train
*
sendok jsr txxon 
jmp main
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B. 1.5.5 LDEEPROC.ASM
The LDEEPROC code loads an arbitrary file into the EEPROM filing system. The file 
intended to be loaded contains information about the currently loaded FPGA bitstream in 
the upper 16K memory. Since the load time of the FPGA bitstream is significant, this 
much smaller file can be loaded to determine which bitstream is loaded to reduce overall 
wait time.
File: LDEEPROC.ASM
Dalsa Project Video processor definition file loading software for 
the 68HC11 onboard microcontroller 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
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* Some extra equates for this program
prgstrt EQU prt6 
written EQU prt7 
secsize EQU prt8
* Set program origin to the start of free RAM
ORG ranriid 
lds!9 EQU *




* Place code at the beginning of the file to jump to error handler
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* Get N bytes and save than
*










The GETPROC code retrieves the data stored into the EEPROM filing system by the 
EELDPROCcode.
File: GETPROC.ASM
Dalsa Project Video processor definition file retrieving software for 
the 68HC11 onboard microcontroller 
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999 
Date Created: September 23, 1996
#INCLUDE 'hcllreg.equ'
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* Some extra equates for this program
prgstrt EQU prt6 
written EQU prt7 
secsize EQU prt8
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* Set program origin to the start of free RAM
#
zeroram EQU ramlow 
ORG raitmid 
lds!9 EQU *




















* Get size and output it 
«
jsr wordread 
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* Go back to main
leave jmp main
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B.2 FPGA Hardware Description Code
B.2.1 Synopsys Design Compiler Procedure and Scripts
Before Design Compiler can be executed, a setup file (.synopsys_dc.setup) must be 
located in the current directory which contains the information o f the target technology. 
Design Compiler can then be launched with either “dc.shell” (text based) or 
“design_analyzer” (GUI based) assuming the correct Synopsys program paths are set. 
Once Design Compiler is loaded, a command to load the video processor should be 
executed: “read -f vhdl <videoprocessor>.vhd”. After the code is successfully read in, the 
automated script can be executed with “include makefpga.scr”. Creation of the logic for 
the whole FPGA system can take up to 20 minutes. Once it is complete, the Xilinx tools 
are needed for the final implementation steps.
B.2.1.1 .synopsys_dc.setup
/* Sec information for schematic sheets */ 
designer = "Roberto Muscedere*; 
company = "VLSI Research Group*;
/’ Set synthetic library path, for synopsys libs and xact libs */ 
search_path = {. /usr/local/vlsi/tools/synopsys/libraries/syn \
/usr/local/visi/tooIs/xact/synopsys/1ibraries/syn}
/* Set target hardware to 4005-5, include primatives and specific libraries */ 
link_library = £"*” xprim_4QQ5-5-db xprim_40Q0-5.db xgen_4000.db xdc_4000-5.db \ 
xio_4000-5.db xfpga_4000-5.db}
target_library = {xprirr\_4005-5.db xprim_4000-5.db xgen_4000.db xdc_4000-5.db \ 
xio_4000-5.db xfpga_4000-5.db}
/* Add symbol library (for gui interface) */ 
symbol_library = xc4000.sdb
/* Add XBLOX synthetic libraries to improve performance */ 
synthetic_library = {xblox_4000.sldb standard.sldb} 
define_design_lib xblox_4000 -path \
/usr/local/vlsi/tools/xact/synopsys/libraries/dw/lib/fpga/xc4000 
/* Setup outputs for Xilinx XNF file format */ 
compile_fix_multiple_port_nets = true 
bus_naming_s tyle = "%s<%d>” 
bus_dimension_separator_style = "><“ 
bus_inference_style = "%s<%d>” 
edifout_netlist_only = true 
edi fout_power_and_ground_representation = cell
edifout_write_properties_list = *instance_number port_location part* 
xlnx_hier_blknm = 1 
xnfout_library_version = *2.0.0*
B.2.1.2 makefpga.scr
/* resource allocation may need to be turned off */
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/* hlo_resource_allocation = none */
I * make sure Co read a video processor prior to running this script */
/* eg: read -f vhdl process.vhd */
/* Read in external Eifo code */ 
read -f vhdl extfifo.vhd 
/* Read in internal fifo code */ 
read -f vhdl intfifo.vhd 
/* Set special cells to don't touch so synopsys won't optimize them out */ 
set_dont_touch xdram*
/* Read in host communication code */ 
read -E vhdl host.vhd 
/* Read in system linking code */ 
read -f vhdl link.vhd
/* Set out target design (from linking code) */ 
current_design larchl
/* Disable all clock pins, we only have 1 we can use in the FPGA */ 
set_pad_type -no_clock "*"
/* Set the proper clock pin */ 
set_pad_type -clock (CLK)
/* Set the RAM DATA lines so they don't float */ 
set_pad_type -pulldown (RAMDATA)
/* Set the slew rate */
set_pad_type -slewrate HIGH all_outputs()
/* Set all ports to be pads on the final design */ 
set_port_is_pad
/* Set all pin assignments from an external file */ 
include fpgapins.scr
/* Read pad information from target library */ 
insert_pads
/* Set clock speed to just below 15 MHz */ 
create_clock CLK -period 6 2
/* Compile the design to the target technology */ 
compile -map_effort high
/* Report some approximate information to the user */ 
report_fpga 
report_timing
/* Convert the whole design into gates (synopsys cannot export * /
/* 4000 series bitmaps directly, we need the Xilinx tools */
replace_fpga




/* Set the target FPGA type */
set_attribute larchl “part* -type string *4005epc84-2*
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/* Set some XNF file properties */
set_attribute findtdesign,***) “xnfout_use_blknames' -type boolean FALSE
/* Write out Xilinx XNF file */
write -format xnf -hierarchy -output fpga.sxnf
B.2.1.3 fpgapins^cr

































































































-type string "P47” 
-type string *P46' 
-type string "P45' 
-type string "P44” 
-type string "P40" 
-type string "P39' 
-type string ”P38“ 
-type string ”P28” 
-type string “P48* 
-type string "P49' 
-type string "P50" 
-type string “P62' 
-type string *P68* 
-type string "P66' 
-type string "P80* 
-type string "P81* 
-type string "P82*
/* Static RAM (FIFO) Control lines */
set_attribute {"RAMOE*} "pad_location' -type string "P83* 
set_attribute ("RAMWE”) "pad_location* -type string "P84“























CLK’} "pad_location' -type string "P78* / *  29,51,' 
LINEVALID’} "pad_location* -type string ”P10* 
PIXELVALID*} "pad^location’ -type string "P51* 
CAMERADATA<0>’} “pad^location* -type string "P3’ 
■pad_location* -type string 
*pad_location* -type string 
“pad_location* -type string 
’,pad_location* -type string 
“pad_location* -type string 
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/* Microcontroller signals */
set_attribute {"READY'} "pad_location* -type string *P70' 
set_attribute {"REQUEST”} *pad_location” -type string “P77” 
set_attribute {"EMPTY”} "pad_location” -type string "P36” 
set_attribute {"SENDDATA”} "pad_location” -type string "P56” 
set_attribute {"SENDCLOCK”} "pad_location* -type string *P58” 
set_attribute {"RECEIVEDATA”} "pad_location” -type string "P59* 
set_attribute {"RECEXVECLOCK”} "pad_location” -type string "P61” 
set_attribute {"RECEIVEDONE”} "pad_location” -type string "P65”
/* set_attribute {"WRITEDATA<5>”} "pad_location* -type string "P67” */ 
set_attribute {"CAPTUREON”} “pad_location” -type string "P69” 
set_attribute ("FIFORESET”} "pad_location” -type string "P71”
B.2.1.4 fifojnikscr
set_attribute "ClRAMOE_reg” xnf_init -type string "S”
set_attribute "ClRAMWE_reg” xnf_init -type string "S”
set_attribute "C2RAMDE_reg” xnf_init -type string "S'
set_attribute "C2RAMWE_reg” xnf_init -type string "S”
set_attribute "EMPTY_reg” xnf_init -type string "S” 
set_attribute "FULL_reg” xnf_init -type string "R” 
set_attribute "WPOIOT_reg<0>” xnf_init -type string "R” 
set_attribute "RPOIOT_reg<0>” xnf_init -type string "R”
B.2.2 Xilinx Scripts
The Xilinx optimizer and automatic place and route are all executed from a simple 
command: “xmake”. Before this can be done, a minor change must be made to the source 
file. Design Compiler insists on making the system clock with a secondary clock buffer, 
however, in the physical design the system clock is connected to a primary clock buffer. A 
series of command is sent to Unix “ed” program which will change the buffer type. If this 




# Change BUGGS to BUFGP in fpga.sxnf





# Run Xilinx make file 
xmake fpga
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B.2.3 Main VHDL Code 
B.2.3.1 link.vhd





—  define system ports 
entity larchl is
port(CLK: in STD_LOGIC;
CAMERAIIATA: in UNSIGNED(7 downto 0);
RAMADDR: out STD_LOGIC_VECTOR (16 downto 0); 













READY: out STD_LOGIC ); 
end larchl;
—  define system behaviour 
architecture behaviour of larchl is
—  descirbe subsystems 
component ext_fifo_control
port(WDATA: in STD_LOGIC_VECTOR(7 downto 0); 
RDATA: out STD_LOGIC_VECTOR(7 downto 0); 
RAMADDR: out STD_LOGIC_VECTOR(16 downto 0); 










READDONE: out STD_LOGIC ); 
end component;
component camera_interface 
port (CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR (15 downto 0);
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COMMANDDATAOUT: buffer STD_LOGIC_VECTOR(10 downto 0); 
COMMANDDATAVALID: out STD_LOGIC;
POP: out STD_LOGIC;













DATAIN: in STD_LOGIC_VECTOR(15 downto 0);





RESET: in STD_LOGIC ); 
end component;
—  define subsystem connecting signals
signal ICOMMDATA: STD_LOGIC_VECTOR(10 downto Oh-
signal IIWDATA: STD_LOGIC_VECTOR(15 downto 0);
signal IEWDATA: STD_LOGIC_VECTOR(7 downto Oh-
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signal ICAPTUREON: STD_LOGIC; 
signal IFIFORESET: STD_LOGIC;
begin
—  stabalize a few signals 
stabalize_signals: process begin 




—  instantiate sub-systems with connectivity
xcamera: camera_interface port map (OUTDATA => IIWDATA, CLK => CLK,
CAMERADATA => CAMERADATA, PUSH => IIPUSH, OKTOPUSH => IFULL,
LVAL => LINEVALID, PVAL => PIXELVALID, CAPTUREON => ICAPTUREON,
OUTDATA16 => IMODE16,
COMMANDDATA => ICOMMDATA, COMMANDDATAVALID => ICOMMDATAVALID);
xififo: int_fifo_control port map (DATAIN => IIWDATA, DATAOUT => IEWDATA, 
WRITEIN => IIPUSH, WRITEOUT => IEPUSH, BUSY => IBUSY,
WRITE16 => IMODE16,
RESET => IFIFORESET, CLK => CLK);
xefifo: ext_fifo_control port map (WDATA => IEWDATA, RDATA => IRDATA,
RAMADDR => RAMADDR, RAMOE => RAMOE, RAMWE => RAMWE, CLK => CLK,
WRITE => IEPUSH, READ => IPOP, READDONE => IPOPDONE,
EMPTY => I EMPTY, FULL => IFULL, RAMDATA => RAMDATA,
BUSY => IBUSY, RESET => IFIFORESET);
xhost: host_interface port map(CLK => CLK, REQUEST => REQUEST,
READY => READY, POP => IPOP, POPDONE => IPOPDONE, OKTOPOP => IEMPTY,
DATAIN => IRDATA, RECEIVEDONE => RECEIVEDONE,
RECEIVEDATA => RECEIVEDATA, RECEIVECLOCK => RECEIVECLOCK,
SENDDATA => SENDDATA, SENDCLOCK => SENDCLOCK,
COMMANDDATAOUT => ICOMMDATA, COMMANDDATAVALID => ICOMMDATAVALID); 
end behaviour;
—  Following code is necessary for simulation with vhdldbx
—  configuration config_test_efc of test_efc is
—  for behaviour
for xfifo: ext_fifo_control use entity work.ext_fifo_control (behaviour) ; 
end for;
for xtest: efc_test use entity work.efc_test(behaviour); 
end for;
for xhost: host_interface use entity work.host_interface (behaviour),- 
end for;
for xport: ramport_control use entity work. ramport_control (behaviour) ; 
end for;
—  end for;
—  end config_test_efc;
B.2.3.2 intfifo.vhd
—  Include necessary libaries
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—  define sub-system ports 
entity int_£ifo_control is
port(CLK: in STD_L0GIC;
DATAIN: in STD_LOGIC_VECTOR(15 downto 0) ;





RESET: in STD_LOGIC ) ; 
end int_fifo_control;
architecture behaviour of int_fifo_control is













—  SPO: out STD_LOGIC;
DPO: out STD_L0GIC );
end component;
—  Set up a variable for the clock edges 
constant CYCLE1: STD_LOGIC := 'O'; 
constant CYCLE2: STD_LOGIC := *1'; 
signal WPS: STD_LOGIC_VECTOR(3 downto 0); 
signal RPS: STD_L0GIC_VECT0R(3 downto 0); 
signal WP: STD_LOGIC_VECTOR(3 downto 0); 
signal RP: STD_LOGIC_VECTOR(3 downto 0); 
signal TAG: STD_LOGIC;
signal WE: STD_LOGIC;
signal DATAL: STD_LOGIC_VECTOR(7 downto 0);
signal DATAH: STD_LOGIC_VECTOR(7 downto 0);
signal DATALO: STD_LOGIC_VECTOR(7 downto 0) ;






—  stabalize reset line
—  cycle 1, process 3
int_fifo_cyclel_3: process begin 
wait until CLK'event and CLK=CYCLE1;
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IRESET <= RESET; 
end process;
—  set: write line immediately
—  cycle 1, process 1
int_fifo_cyclel_l: process begin 
wait until CLK'event and CLK=CYCLE1;
if (WRITEIN='1') then 
WE <= ’1'; 
else
WE <= >0' ; 
end if;
end process;
—  set write pointer, reset it if necessary
—  cycle 2, process 1
int_fifo_cycle2_l: process(IRESET,CLK) 
begin
if (IRESET='1') then 
WP <= “0000'; 
elsif (CLK'event and CLK=CYCLE2) then 
if (WE='l') then 




—  move data from internal to external
—  cycle 1, process 2
int_fifo_cyclel_2: process begin 
wait until CLK'event and CLK=CYCLE1;
INDEX2 <= INDEX;
if (BUSY='0' and not (WP=RP)) then 
WRITEOOT <= *1'; 
if (INDEX='0') then 
if (TAG='0') then 
INDEX <= >0';
INCRP <= ’1'; 
else
INDEX <= ’1’;









INCRP <= ‘O'; 
end if;
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end process;
—  update read pointer, reset if necessary
—  cycle 2, process 2
int_fi£o_cycle2_2: process (IRESET, CLK) 
begin
if (IRESET='1') then 
RP <= “0000'; 
elsif (CLK'event and CLK=CYCLE2) then 
if (INCRP='1') then 




—  use tri-state instead of multiplexers to CLB save space
int_£ifo_unclocked_l: process (INDEX2,DATAL,DATAH) 
begin
if (INDEX2='0') then 
DATALO <= DATAL;
DATAHO <= (others => ' Z ' ) ;  
else
DATALO <= (others => 'Z');
DATAHO <= DATAH; 
end if;
end process;
—  connect clocked signals to RAM components




int_fifo_unclocked_3: process (DATALO) begin 
DATAOUT <= DATALO; 
end process;
int_fifo_unclocked_4: process (DATAHO) begin 
DATAOUT <= DATAHO; 
end process,-
—  instantiate 17 DP RAM blocks
xdramOO: RAMD port map ( D => DATAIN(O), DPO => DATAL(O),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS{3),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS{3), 
WCLK => CLK, WE => WE );
xdramOl: RAMD port map ( D => DATAIN(1), DPO => DATAL(l),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3),
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DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPSO), DPRA3 => RPS(3), 
WCLK => CLK, WE => WE );
xdram02: RAMD port nap ( D => DATAINO), DPO => DATAL(2),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS(3),
WCLK => CLK, WE => WE );
xdram03: RAMD port nap ( D => DATAIN(3), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram04: RAMD port nap ( D => DATAIN(4), DPO => DATAL(4),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l), DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram05: RAMD port nap ( D => DATAIN(5), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 => WPS12) , A3 => WPSO) ,
DPRAO => RPS(O), DPRA1 => RPS(l) , DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram06: RAMD port nap ( D => DATAIN(6), DPO => DATAL(6),
AO => WPS(O) , A1 => WPS(l) , A2 => WPSO) , A3 => WPSO) ,
DPRAO => RPS(O) , DPRA1 => RPS(l) , DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram07: RAMD port nap ( D => DATAIN(7), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 => WPSO) , A3 => WPSO) ,
DPRAO => RPS(O), DPRA1 => RPS(I) , DPRA2 => RPS(2) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram08: RAMD port nap ( D => DATAIN(8), DPO => DATAH(O),
AO => WPS(O), A1 => WPS(l), A2 => WPSO) , A3 => WPSO),
DPRAO => RPS(0) , DPRA1 => RPS(l) , DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdram09: RAMD port nap ( D => DATAIN(9), DPO => DATAHfl),
AO => WPS(O), A1 => WPS(l), A2 => WPSO), A3 => WPSO),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE ) ;
xdramlO: RAMD port nap ( D => DATAIN(10), DPO => DATAHO),
AO => WPS(O), A1 => WPS(l) , A2 => WPSO) , A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l) , DPRA2 => RPSO), DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdramll: RAMD port nap ( D => DATAIN(11), DPO => DATAHO),
AO => WPS(O), A1 => WPS(l), A2 => WPSO), A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdraml2: RAMD port nap ( D => DATAIN(12), DPO => DATAHO),
AO => WPS(Q) , A1 => WPS(l) , A2 => WPSO) , A3 => WPS(3) ,
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS(3),
WCLK => CLK, WE => WE );
xdraml3: RAMD port nap ( D => DATAIN(13), DPO => DATAH(S),
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AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3>,
DPRAO => RPS(0), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS(3),
WCLK => CLK, WE => WE ) ;
xdraml4: RAMD port map ( D => DATAIN(14), DPO => DATAH(6),
AO => WPS(O), A1 => WPS(l) , A2 => WPS(2), A3 => WPSO) ,
DPRAO => RPS(0), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS(3),
WCLK => CLK, WE => WE );
xdraml5: RAMD port map ( D => DATAIN(15) , DPO => DATAHO) ,
AO => WPS(O) , A1 => WPS(l) , A2 => WPSO) , A3 => WPSO) ,
DPRAO => RPS (0), DPRA1 => RPS(l) , DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdramtag: RAMD port map ( D => WRITE16, DPO => TAG,
AO => WPS(O) , A1 => WPS(l) , A2 => WPS(2) , A3 => WPSO) ,
DPRAO => RPS (0), DPRA1 => RPS(l), DPRA2 => RPS(2) , DPRA3 => RPSO),
WCLK => CLK, WE => WE );
end behaviour,-
B.2.3.3 extfifo.vhd





—  define sub-system ports 
entity ext_fifo_control is
port(WDATA: in STD_LOGIC_VECTOR(7 downto 0);
RDATA: out STD_LOGIC_VECTOR(7 downto 0);
RAMADDR: out STD_LOGIC_VECTOR(16 downto 0);










READDONE: out STD_LOGIC ); 
end ext_fifo_control;
architecture behaviour of ext_fifo_control is 
constant CYCLE1: STD_LOGIC := '1'; 
constant CYCLE2: STD_LOGIC := '0';
signal WPOINT: STD_LOGIC_VECTOR(16 downto 0) := "00000000000000000*;
signal RPOUTT: STD_LOGIC_VECTOR(16 downto 0) := *00000000000000000*;
signal FSIZE: STD_LOGIC_VECTOR(16 downto 0) := *00000000000000000*;
signal ClRAMOE: STD_LOGIC := '1' ;
signal C2RAMOE: STD_LOGIC := ‘1’;
signed C1RAMWE: STD_LOGIC := *1';
signal C2RAMWE: STD_LOGIC := ‘I';
signed RAMWRITE: STD_LOGIC_VECTOR(7 downto 0);
signal DATALINE: STD_LOGIC_VECTOR(7 downto 0);
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signal READDATA: STD_LOGIC_VECTOR(7 downto 0);
—  signal TESTCOUOT: STD_LOGXC_VECTOR(7 downto 0); 
signal TRICONTROL: STD_LOGIC := 'O';
signal RAMSTATE: STD_LOGIC := ’O'; 
signal STATE: STD_LOGIC_VECTOR(1 downto 0); 
signal IRESET: STD_LOGIC; 
begin
—  note the use of many processes
—  this is to make simulation easier
—  cycle 1, process 1
fifo_control_cyclel_l: process begin 
wait until CLK'event and CLK=CYCLE1;
RAMWRITE <= WDATA;
end process;
—  cycle 1, process 4
fifo_control_cyclel_4: process(IRESET,CLK) 
begin








WPOIOT <= (others => ’O');
RPOINT <= (others => ’O');




elsif( CLK’event and CLK=CYCLE1 ) then
—  use signal bus to indicte our current write/read state
case STATE is 
when ”00* =>
if (WRITE='1' and FULL='0') then








WPOIOT <= WPOIOT + 1;
FSIZE <= FSIZE + 1;
—  update full state
if (FSIZE=*11111111111110000') then
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FULL <= '1'; 
else
FULL <= 'O'; 
end if;
EMPTY <= * 0’;
STATE <= "00*;
elsif (READ='l' and EMPTY='0') Chen
—  read, fifo not empty (stage 1)









—  idle, do nothing
READDONE <= 'O';


























RPOINT <= RPOINT + 1;
FSI2E <= FSIZE - 1;
RAMADDR <= RPOINT;
—  update empty flag
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if (FSIZE='00000000000000001*) then 
EMPTY <= ‘1'; 
else






—  unknown states handle to prevent instatiation of latches
READDONE <= ’O';
C2RAM0E <=
C2RAMWE <= ’1' ;








—  state SRAM control signals for one phase
—  cycle 2, process 1
fifo_control_cycle2_l: process begin 
wait until CLK'event and CLK=CYCLE2;
C1RAMWE <= ’1'; 
if (RAMSTATE='l') then 
C1RAMOE <= ’O'; 
else
C1RAMDE <= *1'; 
end if;
end process;
—  stabalize reset signal
—  cycle 2, process 2
fifo_control_cycle2_2: process begin 
wait until CLK'event and CLK=CYCLE2;
IRESET <= RESET;
end process;
—  Set SRAM control lines for other clock phase
—  always process 1 (no clocking)
efc_always_l: process (CLK,C1RAM0E,C1RAMWE,C2RAMDE,C2RAMWE) begin
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when CYCLE2 =>
RAMOE <= C2RAM0E;
RAMWE <= C2RAMWE; 
when others => NULL; 
end case; 
end process;
—  always process 2 (no clocking)
efc_always_2: process (TRICOOTROL,RAMWRITE) begin
—  set 8 tristates from one control line
—  used to make tristate controls more implicit
if (TRICONTROL='1') then 
DATALINE <= RAMWRITE; 
else
DATALINE <= "ZZZZZZZZ'; 
end if; 
end process;
—  always process 5 (no clocking)
efc_always_5: process (DATALINE, RAMWRITE) begin
—  used to make tristate controls more implicit
RAMDATA <= DATALINE; 
end process;
—  always process 6 (no clocking)
efc_always_6: process (RAMDATA) begin









—  define sub-system ports 
entity host_interface is
port(CLK: in STD_LOGIC;
COMMANDDATAOUT: buffer STD_LOGIC_VECTOR(10 downto 0); 
COMMANDDATAVALID: out STD_LOGIC;
POP: out STD_L0GIC;
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REQUEST: in STD_LOGIC; 
READY: out STD_LOGIC ); 
end host_inter£ace;
architecture behaviour of host_interface is
constant CYCLE1: STD_LOGIC := 'O';
constant CYCLE2: STD_LOGIC := ’1’;
constant READSTART: STD_LOGIC := 'O';










signal DATAOUT: STD_LOGXC_VECTOR(7 downto 0);
begin
host_interface_clk2: process begin
wait until CLK'event and CLK=CYCLE2;
—  send ready signal OUT 
READY <= READYSIG;
—  stabalize read signal 
READSIG <= REQUEST;
—  stabalize send clock signal 
SENDCLOCKSIG <= SENDCLOCK;
—  send dataout bit 
SENDDATA <= DATAOUT(0);
—  stabalize receive clock signal 
RECEIVECLOCKSIG <= RECEIVECLOCK;
—  stabalize receive data signal
RECEIVEDATASIG <= RECEIVEDATA;
—  stabalize receive done signal 
RECEIVEDONESIG <= RECEIVEDONE ;
end process host_interface_clk2; 
host_interface_clkl: process begin 
wait until CLK'event and CLK=CYCLE1;
if (READSIG=READEND) then
—  if READ at anytime is low, reset read mode
POP <= 'O';
READYSIG <= '0'; 
else
—  read is set, whats the status of the pop?
if (READYSIG='0') then
—  no pop occured in the last cycle
if (POPDONE='0') then
—  the data wasn't available this cycle, try again if its ok
if (OKTOPOP='0') then
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POP <= ‘1';
READYSIG <= '0'; 
else
POP <= ‘O';
READYSIG <= ‘O'; 
end if; 
else
—  data is available, get the data, setup the next state
POP <= >0';
DATAOUT <= DATAIN; —  see below 
READYSIG <= ‘1'; 
end if; 
else
—  if the pop was completed, do nothing to the signals
POP <= ‘O';
READYSIG <= *1’; 
end if; 
end if;
if (POPDONE='1') then 
DATAOUT <= DATAIN; 
elsif ( (not SENDCLOCKSIG)=OLDSENDCLOCKSIG and READYSIG='1') then 
OLDSENDCLOCKSIG <= SENDCLOCKSIG; 
if (SENDCLOCKSIG='1') then





wait until CLK'event and CLK=CYCLE1;
if ( (not RECEIVECLOCKSIG)=OLDRECEIVECLOCKSIG) then 
OLDRECEIVECLOCKSIG <= RECEIVECLOCKSIG; 
if (RECEIVECLOCKSIG=’1') then
COMMANDDATAOUT(10) <= RECEIVEDATASIG;
COMMANDDATAOUT(9 downto 0) <= COMMANDDATAOUT(10 downto 1); 
end if; 
end if;
if ( (not RECEIVEDONESIG)=OLDRECEIVEDONESIG) then 
OLDRECEIVEDONESIG <= RECEIVEDONESIG; 
if (RECEIVEDONESIG='1') then 
CQMMANDDATAVALID <= ‘1'; 
else
CCMMANDDATAVALID <= ‘O'; 
end if; 
else
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B.2.4 Video Processor VHDL Code 
B.2.4.1 minmax.vhd





—  define sub-system ports 
entity camera_interface is
port(CLK: in STD_L0GIC;
CAMERADATA: in UNSIGNED(7 downto 0);








OKTOPUSH: in STD_LOGIC ); 
end camera_interface;
architecture behaviour of camera_interface is 
constant CYCLE1: STD_LOGIC := ’In­
constant CYCLE2: STD_LOGIC := 'O'; 
signal LVALSIG: STD_LOGIC; 
signal OLDLVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal OLDNEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC;





signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);
signal COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) :■ 
signal COMFVALUE: STD_LOGIC_VECTOR(7 downto 0) 
signal COMPCHANGE: STD_LOGIC; 
signal COMPINIT: STD_LOGIC; 
signal COMPREPEAT: STD_LOGIC;
signal SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) :
signal SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0)
signal SYNCED: STD_LOGIC;
signal MAXTHRES: UNSIGNED(7 downto 0);
signal MIOTHRES: UNSIGNED(7 downto 0);
signal BACKGROUND: UNSIGNED(7 downto 0);
signal LASTBAD: STD_LOGIC;
begin
: =  " 0 0 0 ” ;
* 00000000” ;
” 00 0 0 0 0 0 0 ” ;
=  * 0 0 0 ” ;
: =  " 0 0 0 0 0 0 ” ;
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—  stabalize incoming signals 
camera_stabalize: process begin 





—  delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then 
DELAYCOUNT <= "000*; 
else
if (DELAYCOUNT < “100") then
DELAYCOUNT <= DELAYCOUNT + 1;




—  when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
i f (OKTOPUSH='1' and CAPTUREON='1') then 
STOP <= ‘1\- 
elsif (CAPTUREON='0') then 
STOP <= ‘O'; 
end if;
end process;
—  generate a signal for the next process to indicate if we should process the
—  next pixel 
camera_setpixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='1' and NEWLVALSIG='1' and STOP='0' and CAPTUREON='1') then 
PIXELPROC <= ‘1’;
PIXEL2 <= PIXELl; 
if (OLDNEWLVALSIG='0') then 
FIRSTPIXEL <= ‘1'; 
else




FIRSTPIXEL <= ‘O'; 
end if;
end process;
—  process the pixel
camera_pixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
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if (PIXELPROC='1') then
COMPPROC <= ’1'; 
if (FIRSTPIXEL='0') then 
COMPINIT <= 'O';
—  is the pixel in the proper range
if ( (PIXEL2 >= MAXTHRES) or (PIXEL2 <= MINTHRES) ) then
—  this pixel is a defect
COMPCHANGE <= ’1';
LASTBAD <= ’1';
LAST <= CONV_SIGNED(PIXEL2, 9) ; 
else
—  no defect, send the background
COMPCHANGE <= LASTBAD;
LASTBAD <= ’0';
LAST <= CONV_SIGNED(BACKGROUND,9); 
end if; 
else




LAST <= CONV_SIGNED(BACKGROUND,9); 
end if;
else








—  RLE compressor 
camera_compressor: process begin 
wait until CLK'event and CLK=CYCLE1;
—  wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT="110' and SYNCED='0') then 
SYNCCOUNT <= SYNCCOUNT + 1;




OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1') then 
OUTDATA16 <= ’O'; 
else
OUTDATA16 <= ’1’ ; 
end if;
SYNCED <= ‘0';
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elsif {COMPPROC*'1') then
—  pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
0UTDATA(15 downto 8) <= COMFVALUE;
—  Check if repeat count is over 254, use special coitmand code




OUTDATA(7 downto 0) <= *11111111*; 
if (COMPREPEAT*'1') then 
OUTDATA16 <= 'O’; 
else
OUTDATA16 <= '1'; 
end if;
elsif ( COMPCHANGE='1') then





OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1') then 
OUTDATA16 <= 'O'; 
else
OUTDATA16 <= '1'; 
end if;
elsif ( COMPINIT*'1') then





OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter
else
—  Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA17 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter 
end if;
SYNCED <= ’0’; 
else
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—  if capture not on, reset varaibles
SYNCNUMBER <= (others => 'O’);
PUSH <= ’0’;
OUTDATA16 <= ‘O';
SYNCED <= ’1' ;
SYNCCOUNT <= (others => ‘O'); 
else
SYNCCOUNT <= SYNCCOUNT + 1;
—  on 7th cycle of inactivity and 2nd line or 64
—  output synchronization signal
if (SYNCCOUNr=’lll* and SYNCED='0') then 
SYNCNUMBER <= SYNCNUMBER + 1; 
if (SYNCNUMBER=*000010*) then 
PUSH <= ’1'; 
else












—  move programmable parameters into proper variables
—  do it bit by bit since they are different types with no
—  proper conversion available 
camera_parameters: process begin 
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='l') then








BACKGROUND(0) <= COMMANDDATA(0); 
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—  Define sub-system ports 
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);








OKTOPUSH: in STD_LOGIC ); 
end camera_interface;
architecture behaviour of camera_interface is 
constant CYCLE1: STD_LOGIC := ‘1'; 
constant CYCLE2: STD_LOGIC := ‘O'; 
signal LVALSIG: STD_LOGIC; 
signal OLDLVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal OLDNEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC;





signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIOlED(7 downto 0) ;
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signal COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := ”00000000'; 
signal COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := ”00000000'; 
signal COMPCHANGE: STD_LOGIC; 
signal COMPINIT: STD_LOGIC; 
signal COMPREPEAT: STD_L0GIC;
signal SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := ”000';
signal SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := ”000000';
signal SYNCED: STD_LOGIC;
signal MAXVALUE: UNSIGNED(7 downto 0);
signal MINVALUE: UNSIGNED(7 downto 0);
signal BACKGROUND: UNSIGNED(7 downto 0);
signal LASTBAD: STD_LOGIC;
begin
—  stabalize incoming signals 
camera_stabalize: process begin 





—  delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then 
DELAYCOUNT <= ”000'; 
else
if (DELAYCOUNT < "100”) then
DELAYCOUNT <= DELAYCOUNT + 1;




—  when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='1' and CAPTUREON='1') then 
STOP <= ’1'; 
elsif (CAPTUREON=' 0') then 
STOP <= >0'; 
end if;
end process;
—  generate a signal for the next process to indicate if we should process the
—  next pixel 
camera_setpixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='l' and NEWLVALSIG='l' and STOP='0' and CAPTUREON='l') then 
PIXELPROC <= *1';
PIXEL2 <= PIXEL1; 
if (OLDNEWLVALSIG^  ’ G'} tlien 
FIRSTPIXEL <= *1';
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else




FIRSTPIXEL <= 'O'; 
end if;
end process;
—  process the pixel
camera_pixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC='1') then
COMPPROC <= '1'; 
if (FIRSTPIXEL='0') then 
COMPINIT <= 'O';
—  is the pixel in the proper range
—  similar to maxmin, but signs are different
if ( (PIXEL2 <= MAXVALUE) and (PIXEL2 >= MINVALUE) ) then
—  this pixel is a defect
COMPCHANGE <= '1';
LASTBAD <= ‘1' ;
LAST <= CONV_SIGNED(PIXEL2, 9); 
else
—  no defect, send the background
COMPCHANGE <= LASTBAD;
LASTBAD <= '0';
LAST <= CONV_SIGNED(BACKGROUND,9); 
end if; 
else




LAST <= CONV_SIGNED(BACKGROUND, 9) ; 
end if;
else





LAST <= CONV_SIGNED(BACKGROUND,9) ;
end if;
end process;
—  RLE compressor
camera_compressor: process begin 
wait until CLK’event and CLK=CYCLE1;
—  wait for 6 inactive cycles before flushing the RLE codes
if (SVMCCOLirr-" IIO " and SYNCED^' 0''
SYNCCOUNT <= SYNCCOUNT + 1;
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OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1') then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= ‘1'; 
end if;
SYNCED <= ‘ 0 ’ ;
elsif (COMPPROC='1') then
—  pixel to process, reset synchronization counter
SYNCCOUNT <= (others => ‘O');
OUTDATA(15 downto 8) <= COMPVALUE;
—  Check if repeat count is over 254, use special command code




OUTDATA(7 downto 0) <= "11111111*; 
if (CCMPREPEAT='1') then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= ‘1’; 
end if;
elsif ( COMPCHANGE=’1') then
—  Single pixel, flush it immediately




0UTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1’) then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= ’1'; 
end if;
elsif ( COMPINIT='1') then
—  Initialize compressor
PUSH <= ’ 0' ,-
COMPCOUNT <= "00000001*;
COMPVALUE <= CONV_STD_LOGIC_VECTOR (LAST,8);
COMPREPEAT <= ‘O';
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= ‘O'; —  does not matter
else
—  Update repeat counter
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COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA17 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter 
end if;
SYNCED <= '0' ; 
else




—  if capture not on, reset varaibles




SYNCCOUNT <= (others => ’O'); 
else
SYNCCOUNT <= SYNCCOUNT + 1;
—  on 7th cycle of inactivity and 2nd line or 64
—  output synchronization signal
if (SYNCCOUNT='lll* and SYNCED='0'( then 
SYNCNUMBER <= SYNCNUMBER + 1; 
if (SYNCNUMBER='000010*) then 
PUSH <= *1'; 
else












—  move programmable parameters into proper variables
—  do it bit by bit since they are different types with no
—  proper conversion available 
camera_parameters: process begin 
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='1') then
if (COMMANDDATAdO downto 8) =*000") then 
BACKGROUND (7} <= CCiiMANDDArn(7);
BACKGROUND(6) <= COMMANDDATA(6);
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BACKGROUND(5) <= COMMANDDATA)5) 
BACKGROUND(4) <= COMMANDDATA(4) 
BACKGROUND(3) <= COMMANDDATA(3) 
BACKGROUND(2) <= COMMANDDATA(2) 
BACKGROUND(1) <= COMMANDDATA (1) 
BACKGROUND(0) <= COMMANDDATA(0) 
elsif (COMMANDDATAdO downto 8)='001’) then 







MAXVALUE(O) <= COMMANDDATA(0); 



















—  Define sub-system ports 
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);








OKTOPUSH: in STD_LOGIC ); 
end camerct_interface;
architecture behaviour of camera_interface is 
constant CYCLE1: STD_LOGIC := *1';
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constant CYCLE2: STD_LOGIC := 'O’; 
signal LVALSIG: STD_LOGIC; 
signal OLDLVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal OLDNEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC;





signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);
signal COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := "00000000"
signal COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := ”00000000"
signal COMPCHANGE: STD_LOGIC; 
signal COMPINIT: STD_LOGIC; 
signal COMPREPEAT: STD_LOGIC;
signal SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := "000";
signal SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := "000000";
signal SYNCED: STD_LOGIC;
signal THRES: UNSIGNED(7 downto 0);
begin
—  stabalize incoming signals 
camera_stabalize: process begin 





—  delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then 
DELAYCOUNT <= "000"; 
else
if (DELAYCOUNT < "100") then
DELAYCOUNT <= DELAYCOUNT + 1;




—  when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='1' and CAPTUREON='l') then 
STOP <= *1'; 
elsif (CAPTUREON='0') then 
STOP <= 'O'; 
end if;
end process;
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—  generate a signal for the next process to indicate if we should process the
—  next pixel 
camera_setpixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='1’ and NEWLVALSIG='l' and STOP='0' and CAPTURE0N='1’) then 
PIXELPROC <= *1';
PIXEL2 <= PIXEL1; 
if (OLDNEWLVALSIG='01) then 
FIRSTPIXEL <= '1'; 
else




FIRSTPIXEL <= 'O'; 
end if;
end process;
—  process the pixel 
camera_pixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC=’1') then
COMPPROC <= *1';
LAST <= CONV_SIGNED(PIXEL2, 9) ; 
if (FIRSTPIXEL='0') then 
COMPINIT <= 'O';
if ( ABS ( LAST - PIXEL2 ) >= THRES ) then
—  this pixel is a defect
COMPCHANGE <= ’1'; 
else
—  no defect, send the background
COMPCHANGE <= ’O'; 
end if; 
else
—  first pixel, initialize compressor
COMPINIT <= '1';
COMPCHANGE <= 'O'; 
end if;
else






—  RLE compressor 
camera_compressor: process begin 
wait until CLK'event and CLK=CYCLEi;
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—  wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT='110' and SYNCED='0M then 
SYNCCOUNT <= SYNCCOUNT + 1;




OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1') then 
OUTDATA16 <= 'O'; 
else




—  pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
OUTDATA(15 downto 8) <= COMPVALUE;
—  Check if repeat count is over 254, use special command code




OUTDATA(7 downto 0) <= *11111111'; 
if (COMPREPEAT='1') then 
OUTDATA16 <= 'O'; 
else
OUTDATA16 <= ’1'; 
end if;
elsif ( COMPCHANGE='1') then





OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1’) then 
OUTDATA16 <= 'O'; 
else
OUTDATA16 <= ’1'; 
end if;
elsif ( COMPINIT='l') then





OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= "O'; —  does not matter
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else
—  Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter 
end if;
SYNCED <= '0'; 
else




—  if capture not on, reset varaibles
SYNCNUMBER <= (others => '0');
PUSH <= *0' ;
OUTDATA16 <= 'O';
SYNCED <= '1';
SYNCCOUNT <= (others => ’O'); 
else
SYNCCOUNT <= SYNCCOUNT + 1;
—  on 7th cycle of inactivity and 2nd line or 64
—  output synchronization signal
if (SYNCCOUNT=*lll* and SYNCED='0') then 
SYNCNUMBER <= SYNCNUMBER +• 1; 
if (SYNCNUMBER=*000010") then 
PUSH <= *1'; 
else












—  move programmable parameters into proper variables
—  do it bit by bit since they are different types with no
—  proper conversion available 
camera_parameters: process begin 
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID= ’1') then
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if (COMMANDDATAdO downto 8) ='000') then 
THRESH) <= COMMANDDATA(7) ;
THRES(6) <= COMMANDDATA(6);
THRES(5) <= COMMANDDATA(5) ;
THRESI4) <= COMMANDDA.TA(4) ;
THRESH) <= COMMANDDATA(3);
THRESH) <= COMMANDDATA(2) ;
THRES(l) <= COMMANDDATA(l);











—  define sub-system ports 
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);








OKTOPUSH: in STD_LOGIC ); 
end camera_inter face;
architecture behaviour of camera_interface is 
constant CYCLE1: STD_LOGIC := 1 Id- 
constant CYCLE2: STD_LOGIC := '0'; 
signal LVALSIG: STD_LOGIC; 
signal OLDLVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal OLDNEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC;





signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);
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signal COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := *00000000*; 
signal COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := *00000000*; 
signal COMPCHANGE: STD_LOGIC; 
signal COMPINIT: STD_L0GIC; 
signal COMPREPEAT: STD_LOGIC;
signal SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := *000";
signal SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := *000000";
signal SYNCED: STD_LOGIC;
signal THRES: UNSIGNED(7 downto Ob-
signal BACKGROUND: UNSIGNED(7 downto 0);
signal LASTBAD: STD_LOGIC;
signal BACKVAL: UNSIGNED(7 downto 0) ;
signal BACKCOMP: UNSIGNED(7 downto Ob-
signal LOWC: UNSIGNED(3 downto 0) ;
signal LOWCBW: UNSIGNED(3 downto 0);
signal BACKPROC: STD_LOGIC;
begin
—  stabalize incoming signals 
camera_stabalize: process begin 





—  delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then 
DELAYCOUNT <= "000"; 
else
if (DELAYCOUNT < ”100*) then
DELAYCOUNT <= DELAYCOUNT + 1;




—  when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='l' and CAPTUREON='1’) then 
STOP <= ‘1’; 
elsif (CAPTUREON='0'1 then 
STOP <= ’O'; 
end if;
end process;
—  generate a signal for the next process to indicate if we should process the
—  next pixel 
camera_setpixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='l’ and NEWLVALSIG='l’ and STOP='0' and CAPTUREON='l') then
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PIXELPROC <= '1';
PIXEL2 <= PIXEL1; 
if (OLDNEWLVALSIG='0') then 
FIRSTPIXEL <= *1'; 
else




FIRSTPIXEL <= ‘O'; 
end if;
end process;
—  process the pixel
camera_pixelproc: process begin 
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC='1') then
BACKVAL <= PIXEL2;
COMPPROC <= ’1’; 
if (FIRSTPIXEL='0') then 
COMPINIT <= ’O';
—  does the slope exceed the programmable threshold
if ( (PIXEL2 >= (BACKCOMP+THRES)) or (PIXEL2 <= (BACKCOMP-THRES)) )
then




LAST <= CONV_SIGNED(PIXEL2, 9); 
else




LAST <= CONV_SIGNED(BACKGROUND,9); 
end if; 
else





LAST <= CONV_SIGNED(BACKGROUND,9) ; 
end if;
else
—  no pixel to process, make sure the RLE compressor does nothing too
CCMPINIT <= ‘O';
COMPPROC <= ‘0’;
CCMPCHANGE <= ’0’ ;
LASTBAD <= LASTBAD;
BACKPROC <= ’O';
LAST <= CONV_SIGNED(BACKGROUND,9); 
end if;
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end process;
—  process deltatracker variables
camera_backproc: process begin 
wait until CLK'event and CLK=CYCLE1;
if (BACKPROC = *1') then
—  process background
if (BACKVAL > BACKCOMP) then 
if (LOWC = LOWCBW) then
—  increment background
LCWC <= (others => ‘O'); 
if (not (BACKCOMP = 255)) then 
BACKCOMP <= BACKCOMP + 1; 
end if; 
else
LOWC <= LOWC + 1; 
end if;
elsif (BACKVAL < BACKCOMP) then 
if (LOWC = 0) then
—  decrement background
LOWC <= LOWCBW; 
if (not (BACKCOMP =0)) then 
BACKCOMP <= BACKCOMP - 1; 
end if; 
else
LOWC <= LOWC - 1; 
end if; 
end if;
elsif (FIRSTPIXEL='1') then 
LOWC <= (others => *0') ;
BACKCOMP <= PIXEL2; 
end if;
end process;
—  RLE compressor 
camera_compressor: process begin 
wait until CLK'event and CLK=CYCLE1;
—  wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT=*110 * and SYNCED=' 0') then 
SYNCCOUNT <= SYNCCOUNT + 1;
OUTDATA115 downto 8) <= COMPVALUE;
PUSH <= '1' ;
COMPCOUNT <= ’'00000001*;
COMPREPEAT <= ‘O';
OUTDATA(7 downto 0) <= COMPCOUNT; 
if (COMPREPEAT='1') then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= '1'; 
end if;
SYNCED <= '0'; 
elsif (COMPPROC='1') then
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—  pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
OUTDATA(15 downto 8) <= COMPVALUE;
—  Check if repeat count is over 254, use special command code




OUTDATA(7 downto 0) <= ”11111111'; 
if (COMPREPEAT='1') then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= '1'; 
end if;
elsif ( COMPCHANGE='1') then





OUTDATA17 downto 0) <= COMPCOUNT; 
if (COMPREPEAT®'1') then 
OUTDATA16 <= ‘O'; 
else
OUTDATA16 <= '1'; 
end if;
elsif ( COMPINIT®'1') then





OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter
else
—  Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= 'O';
COMPREPEAT <= COMPREPEAT;
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; —  does not matter 
end if;
SYNCED <= 'O'; 
else
—  setup output for synchronization code
OUTDATA <= ”0000000000000000';
COMPREPEAT <= COMPREPEAT;
if (CAFTUEEuN®’0 ' ) then
—  if capture not on, reset varaibles
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SYNCCOUNT <= (others => ’O'); 
else
SYNCCOUNT <= SYNCCOUNT + 1;
—  on 7th cycle of inactivity and 2nd line or 64
—  output synchronization signal
if (SYNCCOUNT='lll" and SYNCED=' 0') then 
SYNCNUMBER <= SYNCNUMBER + 1; 
if (SYNCNUMBER=*000010") then 
PUSH <= ’1'; 
else
PUSH <= ’O'; 
end if;
OUTDATA16 <= ’1';









—  move programmable parameters into proper variables
—  do it bit by bit since they are different types with no
—  proper conversion available
camera_parameters: process begin 
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='1') then
if (COMMANDDATA110 downto 8)="000") then 
BACKGROUND(7) <= COMMANDDATA (7);
BACKGROUND(6) <= COMMANDDATA(6);
BACKGROUND(5) <= C0MMANDDATA(5) ;
BACKGROUND(4) <= COMMANDDATA(4);
BACKGROUND(3) <= COMMANDDATA(3) ;
BACKGROUND(2) <= COMMANDDATA(2) ;
BACKGROUND(1) <= COMMANDDATA (1);
BACKGROUND(0) <= COMMANDDATA (0) ; 





THRESH) <= COMMANDDATA(3) ;
THRES(2) <= COMMANDDATA(2);
THRES (i) <= COMMANDDATAd) ;
THRES(0) <= COMMANDDATA(O);
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elsif (COMMANDDATA(10 downto 8)='010') then 
LOWCBWO) <= COMMANDDATA(3) ;
LOWCBW(2) <= COMMANDDATA(2);
LOWCBW(l) <= COMMANDDATA(1);
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B.3 PC Host Software Code
B.3.1 Makefile
The makefile or project files describe the how all the source code modules connect with 
each other.
B.3.1.1 larch.mak
# Microsoft Developer Studio Generated NMAKE File, Format Version 40001
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Application’ 0x0101
!IF "S(CFG)’ == ""
CPG=larch - Win32 Debug
(MESSAGE No configuration specified. Defaulting to larch - Win32 Debug.
(ENDIF
!IF “$(CFG)’ != "larch - Win32 Release’ && ”$(CFG)' ! = “larch - Win32 Debug' 
(MESSAGE Invalid configuration "$(CFG)’ specified.
(MESSAGE You can specify a configuration when running NMAKE on this makefile 
(MESSAGE by defining the macro CFG on the command line. For example:
(MESSAGE
(MESSAGE NMAKE I t  "larch.mak' CPG='larch - Win32 Debug'
(MESSAGE
(MESSAGE Possible choices for configuration are:
(MESSAGE
(MESSAGE “larch - Win32 Release’ (based on "Win32 (x86) Application')
(MESSAGE "larch - Win32 Debug' (based on "Win32 (x86) Application')
(MESSAGE
(ERROR An invalid configuration is specified.
(ENDIF











(IF *$(CFG)' == "larch - Win32 Release'
# PROP BASE Use_MFC 6
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release'
# PROP BASE Intermediate_Dir "Release'
# PROP BASE Target_Dir ""
# PROP UseJMFC 6
# PROP Use_Debug_Libraries 0
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# PROP Output_Dir "Release*
# PROP Intermediate.Dir "Release*
# PROP Target_Dir 
OUTDIR=.\Release 
INTDIR=. \Release



















if not exist "$(OUTDIR)/$(NULL)’ mkdir "$(OUTDIR)*
# ADD BASE CPP /nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D “.WINDOWS* /D 
"JiFXDLL* /D "_MBCS* /Yu'stdafx.h* /c
# ADD CPP /nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D ".WINDOWS* /D 
".AFXDLL* /D "_MBCS* /Yu'stdafx.h* /c
CPP_PROJ=/nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D ".WINDOWS* /D\ 
".AFXDLL* /D ".MBCS* /Fp*$(INTDIR)/larch.pch* /Yu'stdafx.h* /Fo*$(INTDIR)/* /c 
CPP_OBJS=.XRelease/
CPP_SBRS=
# ADD BASE MTL /nologo /D "NDEBUG* /win32
# ADD MTL /nologo /D "NDEBUG* /win32 
MTL_PROJ =/nologo /D "NDEBUG" /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG* /d "J^XDLL*
# ADD RSC /I 0x409 /d "NDEBUG* /d ".AFXDLL*
RSC_PROJ=/l 0x409 /fo’S(INTDIR)/larch.res* /d "NDEBUG" /d ".AFXDLL*
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo




# ADD BASE LINK32 /nologo /subsystem:windows /machine:1386
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1ELSEIF "$(CFG)* == "larch - Win32 Debug*
# PROP BASE UseJfFC 6
# PROP BASE Use_Debug_Libraries 1
§ PROP BASE Oueput_Dir "Debug*
# PROP BASE Intermediate_Dir "Debug*
» PROP BASE Target_Dir "“
# PROP Use_MFC 6
# PROP Use_Debug_Libraries 1
# PROP Output_Dir “Debug*
# PROP Intermediate_Dir "Debug*
# PROP Target_Dir ""
OUTDIR=.\Debug
INTDIR=.\Debug
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if not exist “$(OUTDIR)/$(NULL)* mkdir *$(OUTDIR)*
# ADD BASE CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32* /D "_DEBUG* /D 
“.WINDOWS* /D ”J\FXDLL* /D “JffiCS* /Yu'stdafx.h* /c
# ADD CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32* /D “.DEBUG" /D “.WINDOWS* / 
D “^ AFXDLL* /D “JffiCS* /FR /Yu’stdafx.h' /c
CPP.PROJ = / no logo /MDd /W3 /On /GX /Zi /Od /D “WIN32* /D ".DEBUG* /D ".WINDOWS* \
/D ".AFXDLL* /D “_MBCS* /FR*$(IOTDIR)/* /Fp*$(INTDIR)/larch.pch* /Yu'stdafx.h*\ 
/Fo*5(INTDIR)/’ /Fd*$(INTDIR)/* /c 
CPP_OBJS=.\Debug/
CPP_SBRS=.\Debug/
# ADD BASE MIL /nologo /D “.DEBUG* /win32
# ADD MTL /nologo /D ".DEBUG* /win32 
MTL_PROJ=/nologo /D “.DEBUG* /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG* /d “^ AFXDLL*
# ADD RSC /I 0x409 /d “.DEBUG* /d ".AFXDLL*
RSC_PROJ=/l 0x409 /fo’S(INTDIR)/larch.res* /d ".DEBUG* /d “.AFXDLL*
BSC3 2 =bscmake.exe
# ADD BASE BSC32 /nologo




















# ADD BASE LINK32 /nologo /stibsystem:windows /debug /machine:I386
# ADD LINK32 keme!32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.lib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib /nologo / 
subsystem:windows /debug /machine:1386
LINK32_FLAGS=kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib\ 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib /nologo\ 
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• C X X ( $ (CPP_SBRS)} . S b r :
S(CPP) S(CPP_PROJ) $<
# Begin Target
# Name "larch - Win32 Release'
ft Name "larch - Win32 Debug'
!IF "$(CFG)' == "larch - Win32 Release'
(ELSEIF "$(CFG)' == "larch - Win32 Debug'
1ENDIF
#######################################################*########################
ft Begin Source File
SOURCE=. NReadMe. txt
[IF "$(CFG)' == "larch - Win32 Release'
[ELSEIF *S(CFG)* == "larch - Win32 Debug'
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iENDIF
# End Source File
*#*##*#***#***##**#**#**#*#*#**#**#*****##*#*****###************#******#*#*#«»#*




!IF "$(CFG)” == “larch - Win32 Release*
# ADD CPP /Yc’stdafx.h*
BuildCmds= \
$(CPP) /nologo /MD /W3 /GX /02 /D “WIN32* /D “NDEBUG* /D “.WINDOWS’ /D\ 
".AFXDLL* /D ”_MBCS* /Fp'S(INTDIR)/larch.pch’ /Yc’stdafx.h’ /Fo*$(IOTDIR)/* /c\ 
S(SOURCE) \
"SdNTDIR) NStdAfx.obj" : $ (SOURCE) $ (DEP.CPP.STDAF) “$ (INTDIR)*
$(BuildCmds)
“SdNTDIR) March.pch" : $ (SOURCE) S (DEP.CPP.STDAF) “S (IOTDIR)"
S(BuildCmds)
IELSEIF “S(CFG)" == “larch - Win32 Debug"
# ADD CPP /Yc’stdafx.h"
BuildCmds= \
$(CPP) /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32’ /D “.DEBUG" /D “_WINDOWS*\ 
/D “.AFXDLL* /D “.MBCS" /FR’S(IOTDIR)/" /Fp’S(IOTDIR)/larch.pch* /Yc’stdafx.h’N 
/Fo’S(IOTDIR)/" /Fd’S(INTDIR)/" /c S(SOURCE) \
“S(IOTDIR)\StdAfx.obj" : S(SOURCE) $(DEP.CPP.STDAF) “S(INTDIR)’
$(BuildCmds)
“S (IOTDIR) \StdAfx. sbr* : $ (SOURCE) $ (DEP.CPP.STDAF) “SdNTDIR)*
S(BuildCmds)
“S (IOTDIR) March, pch* : S (SOURCE) $ (DEP.CPP.STDAF) “$ (IOTDIR)*
$(BuildCmds)
IENDIF
# End Source File
I#**####*##*#**###*#******###**#*#*#*##*#***###**#*#******************#******#**
# Begin Source File
SOURCE=.\MainFrm. cpp
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”.\MainFrm.h'\
".\GetParams. h’ \ 
". \CamInt. h' \
*.\Serial.h'\
”$(IOTDIR)\MainFrm.obj * : $(SOURCE) $(DEP_CPP_MAINF) “$ (IOTDIR) *\ 
’$ (IOTDIR) March.pch’





“$(IOTDIR) \MainFrm.obj’ : $(SOURCE) S(DEP_CPP_MAINF) ”$(IOTDIR)*\ 
“S (IOTDIR) March.pch’
“$(IOTDIR)\MainFrrn.sbr’ : $(SOURCE) 5(DEP_CPP_MAINF) "$(IOTDIR)*\ 
"$(IOTDIR)\larch.pch'
iENDIF
# End Source File
if*########*######*###*#*###**#*##*###*##**#**##*#*####*###*********#*####*#*#*##
# Begin Source File
SOURCE=.\ChildFrm. cpp








“$( IOTDIR) \ChildFrra.Obj’ : $ (SOURCE) $ (DEP_CPP_CHHD) “$ (IOTDIR)’\ 
"$(IOTDIR)\larch.pch'





*$(IOTDIR) \ChildFrm.obj' : $(SOURCE) $(DEP_CPP_CHILD) “$(IOTDIR) '\ 
“$( IOTDIR) March, pch'
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"$(INTDIR) \ChildFrm.sbr* : $ (SOURCE) $ (DEP_CPP_CHILD) “$ (INTDIR) *\ 
*5(INTDIR)March, pch'
iENDIF
# End Source File
# # # # # # # # # # # # # # ##################################################################
# Begin Source File
SOURCE=.\larchCpcDoc.cpp












“S(INTDIR)XlarchCpcDoc.obj' : $(SOURCE) S(DEP_CPP_LARCH) “$(INTDIR)’\ 
“$ (INTDIR) March.pch'









“$ (INTDIR) MarchCptDoc.obj' : $ (SOURCE) $(DEP_CPP_LARCH) “S (INTDIR) '\ 
”$(INTDIR) March.pch'
“SdNTDIR) MarchCptDoc. sbr' : $ (SOURCE) S (DEP_CPP_LARCH) “$ (INTDIR)'\ 
”$ (INTDIR) March.pch'
iENDIF
i End Source File
################################################################################
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”. \res \ cursor 1. cur' \
". \res\larch.rc2 *\
"SdNTDIR) March.res' : $ (SOURCE) $(DEP_RSC_LARCH_) "SdNTDIR)' 
S(RSC) $(RSC_PROJ) S(SOURCE)
# End Source File
«#*#####*##***##****##*#**####**#***#*#*##*########*###*#*#**##*****»****###**#*
# Begin Source File
SOURCE=.\hlp\larch.hpj 
!IF "$(CFG)' == "larch - Win32 Release'





"S (OutDir) \S(TargetName) .hip' : $ (SOURCE) "SdNTDIR)' "S (OUTDIR)'
"S(ProjDir)\makehelp.bat'
# End Custom Build
!ELSEIF "$(CFG)' == "larch - Win32 Debug'





"$ (OutDir) \$ (TargetName) .hip' : S (SOURCE) "SdNTDIR)' "S (OUTDIR)'
"S(ProjDir)\makehelp.bat"
# End Custom Build 
IENDIF
# End Source File
# # # # # # # # # #################################################*#*###################
# Begin Source File
SOURCE=.\Serial. cpp
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"S (INTDIR) \Serial.obj' : $ (SOURCE) $ (DEP_CPP_SERIA) “SdNTDIR) '\ 
“$ (INTDIR) March.pch'




"$(INTDIR)\Serial.obj' : $(SOURCE) $(DEP_CPP_SERIA) “$(INTDIR)*\ 
"S(INTDIR) \larch.pch'
“S(INTDIR) \Serial.sbr’ : $(SOURCE) $(DEP_CPP_SERIA) “$(INTDIR)'\ 
"$ (INTDIR) March.pch'
IENDIF
# End Source File
############################################################*###################
# Begin Source File
SOURCE=.\larchCptView. cpp












“$(INTDIR) MarchCptView.obj' : $ (SOURCE) $ (DEPJCPP_LARCHC) “$ (INTDIR) '\ 
“$ (INTDIR) March.pch'









“SdNTDIR) MarchCptView.obj' : $ (SOURCE) $ (DEP_CPP_LARCHC) “$ (INTDIR) '\
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"$ (INTDIR) March.pch'
”$ (INTDIR) MarchCptView.sbr' : $ (SOURCE) 5 (DEP_CPP_LARCHC) *$ (INTDIR) ”\ 
"$ (INTDIR) March.pch'
IENDIF
# End Source File
##**#**####*###*#####***#*###*#*#**#**##**»**###**#*###*#####**#*#*#*#**#*###*##
# Begin Source File
SOURCE=.\UnComp.cpp








"$(INTDIR)\UnComp.obj' : S(SOURCE) $(DEP_CPP_UNCOM) “$(INTDIR)'\ 
"$(INTDIR)\larch.pch'





"$(INTDIR)\UnComp.obj' : $(SOURCE) S(DEP_CPP_UNCOM) "$(INTDIR)'\ 
"$ (INTDIR) March, pch'
"SdNTDIR) \UnComp.sbr' : S(SOURCE) $(DEP_CPP_UNCOM) "$(INTDIR)'\ 
”$ (INTDIR) March.pch'
IENDIF
# End Source File
##**#**##*####***#**#***###*»#*###*#**##*#*********###****##*#*##*****##****##**
# Begin Source File
SOURCE=.\larch.cpp
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"S( INTDIR) March.obj' : $ (SOURCE) $ (DEP_CPP_LARCH_C) "S(INTDIR) '\ 
"$ (INTDIR) March.pch'











"S(INTDIR) March.obj’ : $ (SOURCE) $ (DEP_CPP_LARCH_C) "$ (INTDIR) 'V 
"$(INTDIR)\larch.pch'
"SdNTDIR) March.Sbr" : S(SOURCE) $ (DEP_CPP_LARCH_C) "$dNTDIR)"V 
"$ (INTDIR) March, pch'
IENDIF
# End Source File
I* # * # # * # #*#####*######*#*##*########**##*#**#*#*#***###*##*##**#*##****###**#*##
# Begin Source File
SOURCE=.Vcompl.cpp










"SdNTDIR) Vcompl .obj' : S(SOURCE) $ (DEP_CPP_C0MP1) "$ (INTDIR) 'V 
"$(INTDIR)\larch.pen'
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“SdNTDIR) Vcompl.obj' : $(SOURCE) $(DEP_CPP_C0MP1) "SdNTDIR)'V 
"$(INTDIR)Vlarch.pch'
“$(INTDIR) Vcompl.sbr' : S(SOURCE) $(DEP_CPP_C0MP1) “SdNTDIR)'V 
“S(INTDIR)Vlarch.pch'
iENDIF
# End Source File
################################################################################
# Begin Source File
SOURCE=.VCamlnt.cpp











"SdNTDIR) VCamlnt.obj' : S(SOURCE) $ (DEP_CPP_CAMIN) "SdNTDIR) 'V 
"S(INTDIR) Vlarch.pch'








“SdNTDIR) VCamlnt. obj' : $ (SOURCE) $ (DEP_CPP_CAMIN) “SdNTDIR)'V 
*$(INTDIR)Vlarch.pch'
“SdNTDIR) VCamlnt.sbr' : $ (SOURCE) $ (DEP_CPP_CM!IN) *$ (INTDIR)'V
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"$(INTDIR)\larch.pch'
IENDIF
# End Source File
ft**#**##**##*#***#*****#**#*#*##****#*#**##**#*#*#***#####**#*#*##*#***#**#*#***
# Begin Source File
SOURCE=.\GetParams.cpp







"S(INTDIR) \GetParams.obj' : S(SOURCE) $ (DEP_CPP_GETPA) "SdNTDIR) ’\ 
"S (INTDIR) March.pch'




"$(IOTDIR)\GetParams.obj' : $(SOURCE) $(DEP_CPP_GETPA) "$(INTDIR)'\ 
“$ (INTDIR) March.pch'
“S(IOTDIR)\GetParams.sbr' : S(SOURCE) $(DEP_CPP_GETPA) "$(IOTDIR) *\ 
*$(IOTDIR) \larch.pch'
iENDIF
# End Source File
########################################################*#######################
# Begin Source File
SOURCE=. \Cotnp .cpp
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"S (INTDIR) \Cotnp.obj" : $ (SOURCE) $ (DEP_CPP_COMP_) *$ (INTDIR) *\ 
*$ (INTDIR) March.pch'






"S(INTDIR)VComp.obj" : $(SOURCE) $(DEP_CPP_COMP_) "$(INTDIR)"V 
*$(INTDIR) Vlarch.pch"
"SdNTDIR) VComp.sbr' : $ (SOURCE) $ (DEP_CPP_COMP_) *$ (INTDIR) 'V 
"S(INTDIR) Vlarch.pch"
IENDIF
♦ End Source File
♦ End Target
♦ End Project
♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦
B.3.2 Resources
Since Windows is a graphical user environment, graphics and functional relationships 
between on-screen objects are described in the resource files.
B.3.2.1 resource.h
Resource.h contains all the message variables and object IDs for the application.
//({NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
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Larch.rc contains information on the various menus, dialog boxes with some references to 
on-screen bitmap files.
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/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
/ /
// Generated from the TEXTINCLUDE 2 resource.
/ /
((include "afxres.h*
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
(tundef APSTUDIO_KEADONLY_SYMBOLS
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
// English (U.S.) resources
♦ if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32












2 TEXTINCLUDE DISCARDABLE 
BEGIN
"#include ""afxres.h'*\r\n*
" \ 0 *
END












"♦include ”"res\\lcirch.rc2** // non-Microsoft Visual C++ edited 
resources\r\n*
"♦include “"afxres.rc" // Standard components\r\n*
"♦include ""afxprint.rc" // printing/print preview resources\r\n*
"♦endif\0*
END
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#endif // APSTUDIO_INVOKED




// Icon with lowest ID value placed first to ensure application icon 
// remains consistent on all systems.
IDR_MAINFRAME ICON DISCARDABLE "res\\larch.ico'
IDR_CAPTURTYPE ICON DISCARDABLE "res\\larchCptDoc. ico *




IDR_MAINFRAME BITMAP MOVEABLE PURE “resWToolbar.bmp'
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MENUITEM “&Reload Firmware*, 











MENUITEM "&About Larch Capture *,
END
END






















MENUITEM “Scroll to &bottom*, 




MENUITEM * &Undo\tCtrl+Z *,
MENUITEM SEPARATOR 
MENUITEM ”Cu&t\tCtrl+X*,
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IDR_MAINFRAME ACCELERATORS PRELOAD MOVEABLE PURE 
BEGIN
“C”, ID_EDIT_COPY, VIRTKEY, CONTROL, NOINVERT
“N”, ID_FILE_NEW, VIRTKEY, CONTROL, NOINVERT
"O', ID_FILE_OPEN, VIRTKEY, CONTROL, NOINVERT
*P', ID_FILE_PRINT, VIRTKEY, CONTROL, NOINVERT
“S’, ID_FILE_SAVE, VIRTKEY, CONTROL, NOINVERT
"V", ID_EDIT_PASTE, VIRTKEY, CONTROL, NOINVERT
VK_BACK, ID_EDIT_UNDO, VIRTKEY, ALT, NOINVERT
VK_DELETE, ID_EDIT_CUT, VIRTKEY, SHIFT, NOINVERT
VK_D0WN, ID_KEY_DOWN, VIRTKEY, NOINVERT
VK_END, ID_KEY_END, VIRTKEY, NOINVERT
VK_F1, ID_HELP, VIRTKEY, NOINVERT
VK_F1, ID_CONTEXT_HELP, VIRTKEY, SHIFT, NOINVERT
VK_F6, ID_NEXT_PANE, VIRTKEY, NOINVERT
VK_F6, ID_PREV_PANE, VIRTKEY, SHIFT, NOINVERT
VK_HOME, ID_KEY_HOME, VIRTKEY, NOINVERT
VK_INSERT, ID_EDIT_COPY, VIRTKEY, CONTROL, NOINVERT
VK_INSERT, ID_EDIT_PASTE, VIRTKEY, SHIFT, NOINVERT
VK_LEFT, ID_KEY_LEFT, VIRTKEY, NOINVERT
VK_NEXT, ID_KEY_PAGEDOWN, VIRTKEY, NOINVERT
VK_PRIOR, ID_KEY_PAGEUP, VIRTKEY, NOINVERT
VK_RIGHT, ID_KEY_RIGHT, VIRTKEY, NOINVERT
VK_UP, ID_KEY_UP, VIRTKEY, NOINVERT
"X”, ID_EDIT_CUT, VIRTKEY, CONTROL, NOINVERT






IDD_ABOUTBQX DIALOG DISCARDABLE 0, 0, 248, 55
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
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CAPTION “About Larch Capture*
FONT 8, "MS Sans Serif*
BEGIN
ICON IDRJIAINFRAME, IDC_STATIC, 11,17,18,20
LTEXT "Larch Capture Version 1.0*,IDC_STATIC,40,10,150,8




IDD_CAPTURE_PARAMS DIALOGEX 0, 0, 202, 215
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "Capture Parameters*




















"Spinl*, IDC_SPIN4, *msctls_updown32* , UDS_SETBUDDYINT 



















"Spinl*, IDC_SPIN8, *msctls_updown32* ,UDS_SETBUDDYINT 
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tifndef _MAC





















VALUE “CompanyName*, “University of WindsorSO*
VALUE “FileDescription”, “LARCH MFC Applications0*
VALUE “FileVersion*, “1, 0, 0, 1\0*
VALUE “IntemalName”, “LARCHSO"
VALUE “LegalCopyright”, "Copyright 1997\0’
VALUE "OriginalFilename*, "LARCH.EXE\0"
VALUE “ProductName*, “LARCH ApplicationSO”
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IDC_PROBE CURSOR DISCARDABLE "resWcursorl.cur"
/////////////////////////////////////////////////////////////////////////////
II
I I String Table
//
STRINGTABLE PRELOAD DISCARDABLE 
BEGIN
IDR_HAINFRAME "Larch Capture'
IDR_CAPTURTYPE “\nCapture\nLarchCapture\nLarch Capture Files
(*.cpt)\n.CPT\nLarchCapture.Document\nLarch Capture Document"
END
STRINGTABLE PRELOAD DISCARDABLE 
BEGIN
AFX_IDS_APP_TITLE "Larch Capture'
AFX_IDS_IDLEMESSAGE "For Help, press FI"






















"Create a new document\nNew'
“Open an existing document\nOpen'
"Close the active document\nClose'
"Save the active document\nSave'
"Save the active document with a new nameXnSave As* 
"Change the printing options\nPage Setup'
"Change the printer and printing optionsXnPrint
"Print the active documentXnPrint*
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“Display full pages\nPrint Preview'
“Display program information, version number and
"Quit the application; prompts to save
"Opens Help\nHelp Topics'
"List Help topics\nHelp Topics'
"Display instructions about how to use helpNnHelp' 
“Display help for clicked on buttons, menus and

















“Switch to the next window pane\nNext Pane'
"Switch back to the previous window paneXnPrevious
"Open another window for the active document\nNew
"Arrange icons at the bottom of the window\nArrange
"Arrange windows so they overlap\nCascade Windows' 
"Arrange windows as non-overlapping tiles\nTile
"Arrange windows as non-overlapping tiles\nTile
"Split the active window into panes\nSplit'
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“Copy the capture contents and put it on the
“Cut the selection and put it on the ClipboardNnCut* 
"Find the specified text\nFind*
“Insert Clipboard contents\nPaste*
“Repeat the last action\nRepeat*
"Replace specific text with different text\nReplace” 
“Select the entire document\nSelect All*
“Undo the last actionXnUndo*






“Show or hide the toolbar\nToggle ToolBar*




















"Change the window size'
"Change the window position*
"Reduce the window to an icon*
“Enlarge the window to full size*
“Switch to the next document window*
"Switch to the previous document window*














"Close print preview mode\nCancel Preview*
STRINGTABLE DISCARDABLE 
BEGIN
ID_CAPTURE_START “Start capturing data\nStart Capture*
ID_CAPTURE_STOP “Stop capturing dataXnStop Capture*
ID_CAMERA_RELOADFIRMWARE "Reload camera firmwareXnReload Firmware*
ID_CAMERA_LOADFPGA
END







“Capture raw data to a fileXnCapture File'
“Scroll image to bottom while capturingXnScroll to
“Sets the Capturing parametersXnCapture
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“ 0 0 0 'ID_STATUS_VALUE
END











♦ if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32 
LANGUAGE 9, 1 
♦pragma code_page(1252)
♦endif
♦include ”res\larch.rc2' // non-Microsoft Visual C++ edited resources 
♦include "afxres.rc” // Standard components
♦include "afxprint.rc" // printing/print preview resources
♦endif
///////////////////////////////////////////////////////////////////////////// 
♦endif // not APSTUDIO_INVOKED
To add in MFC support, the StdAfx hies are referenced. Not only do these hies include all 
Windows and MFC functions and variables, they enable significantly faster application 
compiling with the use of precompiled headers.
//♦define VC_EXTRALEAN// Exclude rarely-used stuff from Windows headers
B.3.3 MFC Files
B.3.3.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 




// MFC core and standard components 
// MFC extensions
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♦ifndef J\FX_NO_AFXCMN_SUPPORT
♦ include <afxcmn.h>// MFC support for Windows 95 Common Controls 
♦endif // _AFX_NOJiFXCMN_SUPPORT 
♦include <afxmt.h>
B.3.3.2 StdAfx.cpp
// stdafx.cpp : source file that includes just the standard includes
I I larch.pch will be the pre-compiled header
I I stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h*
B.3.4 CLarchApp:CYVinApp Class 
B.3.4.1 larch.h
1 1 larch.h : main header file for the LARCH application
//
♦ifndef _AFXWIN_H_
♦error include 'stdafx.h' before including this file for PCH 
♦endif






I I  See larch.cpp for the implementation of this class
1 1
class CLarchApp : public CWinApp 
C
public:
// Added public members 
void UpdateAll(); 
void StatusBarCapture (BOOL on) 
void StatusBarGrayValue(int value); 





// ClassWizard generated virtual function overrides 
/ / {(AFXJ/IRTUAL (CLarchApp) 
public:
virtual BOOL Initlnstance(); 
virtual int Exitlnstance();
//})AFX_VIRTUAL
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afx_msg void OnAppAbout () ;
// NOTE - the ClassWizard will add and remove member functions here. 
// DO NOT EDIT what you see in these blocks of generated code !
/ /} }AFX_J1SG 
DECLARE_MESSAGE_MAP()
extern CLarchApp theApp;
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l l l l l
B.3.4.2 larch.cpp












♦define new DEBUG_NEW 
♦undef THIS_FILE







// NOTE - the ClassWizard will add and remove mapping macros here.
//' DO NOT EDIT what you see in these blocks of generated code!
//})AFX_MSG_MAP
// standard file based document conmands 
ON_CCMMAND(ID_FILE_NEW, CWinApp:rOnFileNew)
ON_CCMMAND(ID_FILE_OPEN, CWinApp::OnFileOpen)
// Standard print setup comnand
0N_COlMAND (ID_FILE_PRIin,_SETUP, CWinApp:: OnFilePrintSetup)
END_MESSAGE_MAP()
///////////////////////////////////////////////////////////////////////////// 
I I CLarchApp construction
CLarchApp:: CLarchApp!)
{
// TODO: add construction code here,
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// Place all significant initialization in Initlnstance
}
///////////////////////////////////////////////////////////////////////////// 







//If you are not using these features and wish to reduce the size 
// of your final executable, you should remove from the following 
// the specific initialization routines you do not need.
tifdef J\FXDLL
Enable3dControls();// Call this when using MFC in a shared DLL 
#else
Enable3dControlsStatic();// Call this when linking to MFC statically 
Itendif
camera = new Camlnt () ,-
// Disable MRU
LoadStdProfileSettings(0 /* 5 */),- // Load standard INI file options
(including MRU)
// Register the application's document templates. Document templates 
// serve as the connection between documents, frame windows and views.
CMultiDocTemplate* pDocTemplate; 
pDocTemplate = new CMultiDocTemplate(
IDR_CAPTURTYPE,
RUNTIME_CLASS(CLarchCptDoc),
RUNTIME_CLASS(CChildFrame), // custom MDI child frame 
RUNTIME_CLASS(CLarchCptView)) ;
AddDocTemplate(pDocTemplate);
// create main MDI Frame window 
CMainFrame' pMainFrame = new CMainFrame; 
if (!pMainFrame->LoadFrame (IDR_MAINFRAME)) 
return FALSE; 
m_pMainWnd = pMainFrame;
// Enable drag/drop open 
m_pMainWnd- > DragAc c ep tF i les () ;
// Enable DDE Execute open 
EnableShellOpen();
RegisterShellFileTypes(TRUE);
// Parse command line for standard shell coranands, DDE, file open 
CCommandLinelnfo cmdlnfo;
ParseCommandLine (cmdlnf o)
// Dispatch commands specified on the contnand line
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I I The main window has been initialized, so show and update it. 





// CAboutDlg dialog used for App About






enum { IDD = IDD_ABOUTBOX };
//})AFX_DATA
// ClassWizard generated virtual function overrides
//({AFX_VTRTUAL(CAboutDlg)
protected:











/ / ({AFX_DATA_INIT (CAboutDlg)
//}}AFX_DATA_INIT
}







//No message handlers 
//})AFX_MSG_MAP 
END_MESSAGE_MAP()
// App comnand to run the dialog 
void CLarchApp::OnAppAbout()
C
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// TODO: Add your specialized code here and/or call the base class 
delete camera;
return CWinApp: :ExitInstance() ;
}
// Update Status Bar
void CLarchApp::StatusBarText(LPSTR text)
(




// Update Gray Value
void CLarchApp::StatusBarGrayValue(int value)
{
CMainFrame 'wnd = (CMainFrame*)m_pMainWnd; 
wnd->StatusBarGrayValue(value);
)
// Update CAPTURE Status
void CLarchApp::StatusBarCapture(BOOL on)
{







B.3.5 CMainFrame Class 
B.3.5.1 MainFrm.h
// MainFrm.h : interface of the CMainFrame class
//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l




// Added public msnbers
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void StatusBarCapture(BOOL on) ; 








// ClassWizard generated virtual function overrides 
//({AFX_VIRTUAL(CMainFrame)






virtual void AssertValidO const; 
virtual void Dump(CDumpContext& dc) const;
♦endif
protected: // control bar embedded members
CStatusBar m_wndStatusBar;
CToolBar m.wndToolBar;
// Generated message map functions 
protected:
//C(AFX.MSG(CMainFrame)
afx_msg int OnCreate (LPCREATESTRUCT lpCreateStruct) ; 
afx_msg void OnUpdateFilePrintSetup(CCmdUI* pCmdUI); 
afx_msg void OnCameraCapturefile();
afx.msg void OnUpdateCameraCapturefile(CCmdUI* pCmdUI); 
afx.msg void OnCameradjOadfpga () ;
afx_msg void OnUpdateCameraLoadfpga(CCmdUI* pCmdUI) ; 
afx.msg void OnCameraReloadfirmwareO ;
afx.msg void OnUpdateCameraReloadfirmware(CCmdUI* pCmdUI); 
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•define new DEBUG_NEW 
•undef THIS_FILE
static char THIS_FILE[] = _FILE_;
•endif
// Set EVENT id and delay value 
•define TIMER_EVENT 123 
•define TIMER_VALUE 1000
/////////////////////////////////////////////////////////////////////////////





















// Adjust status bar indicators 
static UINT indicators[1 =
{









/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
I I  CMainFrame construction/destruction
CMainFrame:: CMainFrame ()
{
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TRACEO("Failed to create toolbar\n"); 
return -1; // fail to create
)





TRACEO("Failed to create status bar\n”); 
return -1; // fail to create
)
// TODO: Remove this if you don't want tool tips or a resizeable toolbar 
m_wndToolBar.SetEarStyle(m_wndToolBar.GetBarStyle() |
CBRS_TOOLTIPS | CBRS_FLYBY | CBRS_SIZE_DYNAMIC);
// TODO: Delete these three lines if you don't want the toolbar to 




// Setup timer for reading incoming serial data 
SetTimer (TIMER_EVENT, TIMER_VALUE,NULL) ;
int width;
UINT duircny;





// mjwndStatusBar.SetPaneText( mjwndStatusBar.ComnandToIndex(ID_STATUS_VALUE), 
"O', TRUE);
// Turn OFF CAPTURE Indicator 
StatusBarCapture(FALSE);






// TODO: Modify the Window class or styles here by modifying 
// the CREATESTRUCT cs
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/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
// CMainFrame diagnostics
(iifdef _DEBUG









/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
// CMainFrame message handlers
void CMainFrame::OnUpdateFilePrintSetup(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here 





// TODO: Add your command handler code here 





// TODO: Add your command update UI handler code here 





// TODO: Add your command handler code here
// Look for all .FPG files 
CFileDialog dialog! TRUE, “fpg", NULL,
OFN.HIDEREADONLY | OFN.EXPLORER | OFN.FILEMUSTEXIST | OFN.PATHMUSTEXIST, 
*FPGA Files (*.fpg)|*.fpg||*, NULL );
CString title("Load FPGA bitmap');
dialog .m_ofh.lpstrTitle = title;
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// Call camera class to perform the operation 
if (theApp.camera->LoadFPGA(file)==FALSE)
C






// TODO: Add your command update UI handler code here 




// TODO: Add your command handler code here
// Route to camera class
theApp.camera->ReloadFirmware();
void CMainFrame::OnUpdateCameraReloadfirmware(CCmdUI* pCmdUI) 
{
// TODO: Add your command update UI handler code here 




// TODO: Add your message handler code here and/or call default









// TODO: Add your message handler code here and/or call default 
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void CMainFrame::StatusBarText(LPSTR text)
C





// Update gray value text if between 0 and 255 
if (value<0 || value > 255)
{
mjwndStatusBar.SetPaneStyle( 





_itoa(value,string, 10) ,- 
mjwndStatusBar. SetPaneText ( 
mjwndStatusBar.CommandToIndex(ID_STATUS_VAUJE), string, TRUE) ,- 
















B.3.6 CChildFrame Class 
B.3.6.1 ChildFrm .h
// ChildFrm.h : interface of the CChildFrame class
I I
/  /  /  /  / /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  / /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /
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II ClassWizard generated virtual function overrides 
//{(AFX_VIRTUAL(CChildFrame)
virtual BOOL PreCreateWindow(CREATESTRUCT& cs);





virtual void AssertValidO const; 
virtual void Dump(CDumpContexti dc) const;
♦endif
// Generated message map functions 
protected:
//((AFX_MSG(CChildFrame)












♦define new DEBUG_NEW 
♦undef THIS_FILE
static char THIS_FILE[] =  FILE ;
♦endif








i t i i i n i i i i i i i i i i i u i m i i i i i i i i i i i i i i n t i i i i n i i i n i i i t i i i i u i i i i n i t i i i i m  
I I  CChildFrame construction/destruction
CChildFrame::CChildFrame()
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{







I I TODO: Modify the Window class or styles here by modifying 
// the CREATESTRUCT cs
return CMDIChildWhd::PreCreateWindow(cs);
}
/// /// // /// /// /// /// /// /// /// /// /// /// /////////////////////////////////////// 
I I CChildFrame diagnostics
lifdef .DEBUG









///////////////////////////////////////// // /// /// /// /// /// /// /// /// /// /// /// / 
// CChildFrame message handlers
BOOL CChildFrame::OnSetCursor(CWhd* pWnd, UINT nHitTest, UINT message)
{
// TODO: Add your message handler code here and/or call default 
// Disable gray value when pointer is off the window 




return CMDIChildWnd::OnSetCursor(pWnd, nHitTest, message);
}
B.3.7 CLarchCptView Class 
B.3.7.1 LarchCptView.h
I I larchCptView.h : header file
//
/ m  m / / i i i i i i i i i i i i  u u  i i i i i i i i i i i i i i i i i i i i  i i i i i i i i i i i i  i i i i i i i i i i i i  m  n u  /
// CLarchCptView view
class CLarchCptView : public CScrollView
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{
protected:










// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CLarchCptView)
protected:
virtual void OnDraw(CDC* p D C ) // overridden to draw this view 
virtual void OnlnitialUpdateO ; // first time after construct






virtual void AssertValidl) const; 
virtual void Dump(CDumpContext& dc) const; 
lendif
// Generated message map functions 
//C(AFX_MSG(CLarchCptView)
afx.msg void OnUpdateFilePrint(CCmdUI* pCmdUI);
afx.msg void OnUpdateFilePrintPreview(CCmdUI* pCmdUI);
afx_msg void OnUpdateFilePrintSetup(CCmdUI* pCmdUI);
afx_msg BOOL OnEraseBkgnd(CDC* pDC);
afx_msg void OnKeyPageup();
afx.msg void OnKeyPagedown();
afx_msg void OnKeyDownO ;
afx.msg void OnKeyUpO;
afx_msg void OnKeyEndO;
afx.msg void OnKeyHomeO ;
afx.msg void OnKeyLeft();
afx_msg void OnKeyRightO ;
afx.msg void OnCaptureStart();
afx.msg void OnCaptureStop();
afx.msg void OnUpdateCaptureStart(CCmdUI* pCmdUI); 
afx_msg void OnUpdateCaptureStop(CCmdUI* pCmdUI); 
afx.msg void OnCaptureScroll();
afx_msg void OnUpdateCaptureScroll(CCmdUI* pCmdUI); 
afx.msg void OnUpdateCaptureParameters(CCmdUI* pCmdUI); 
afx_msg void OnCaptureParameters(); 
afx.msg void OnMouseMove (UIOT nFlags, CPoint point) ; 
afx.msg void OnSetFocus(CWnd* pOldWnd); 
afx_msg void OnUpdateFileSave(CCmdUI* pCmdUI); 
afx_msg void OnUpdateFileSaveAs (CCmdUI* pCmdUI) ; 
afxjnsg void OnUpdateFileOpen(CCmdUI* pCmdUI);
» • «  *  A M •w i n u n  w w w y j  \ I t
afxjnsg void OnUpdateEditCopy (CCmdUI* pCmdUI) ;
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l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
B.3.7.2 LarchCplView.cpp










♦define new DEBUG_NEW 
♦undef THIS.FILE
static char THIS_FILE[] = _FILE_;
♦endif
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CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
// always disable capture follow 
m_jnovetobottom=FALSE;
CScrollView::OnInitialUpdate();
// TODO: calculate the total size of this view




CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument(); 
// call uncompressed data class to repaint 
pDoc->m_uncompdata->Paint(pDC);
//////// /// /// /// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// /// / 
// CLarchCptView diagnostics
(iifdef _DEBUG










// CLarchCptView message handlers
void CLarchCptView::OnUpdateFilePrint(CCmdUI* pCmdUI)
(
1 1 TODO: Add your command update UI handler code here 
// Disbable printing
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pCmdUI->Enable(FALSE);
void CLarchCptView::OnUpdateFilePrintPreview(CCmdUI* pCmdUI) 
{
// TODO: Add your command update UI handler code here 
// Disable print preview 
pCmdUI->Enable(FALSE);
void CLarchCptView:;CnUpdateFilePrintSetup(CCmdUI* pCmdUI) 
{
// TODO: Add your command update UI handler code here 




// TODO: Add your message handler code here and/or call default
// Erase the background of the window with default window colour 
// don't proceed to standard call 
CBrush br( GetSysColor( COLOR_WINDOW ) );
Fi1lOutsideRect( pDC, &br );




// TODO: Add your command handler code here
// Move display pointer up client height for page up








// TODO: Add your command handler code here
// Move display pointer down client height for page up
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{
// TODO: Add your coimtand handler code here
// Move display pointer down a 10th of the client height for down 








// TODO: Add your command handler code here
// Move display pointer up a 10th of the client height for up








// TODO: Add your command handler code here 







// TODO: Add your command handler code here 






// TODO: Add your command handler code here
// Move display pointer left a 10th of the client width for left 








// TODO: Add your comnand handler code here
// Move display pointer right a 10th of the client width for right
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// TODO: Add your comnand handler code here 
I I Call camera class to start capture 
theApp.camera->StartCapture(GetDocument());




I I TODO: Add your command handler code here 
// Call camera class to start capture 
theApp.camera->StopCapture(GetDocument());
// Enable capture button if capture stopped
theApp.StatusBarCapture(theApp.camera->IsCapturing(GetDocument0))?
void CLarchCptView: :OnUpdateCaptureStart(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here
// Get document info to update Capture start button indicator
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pCmdUI->Enable(theApp.camera->CanS tartCap ture(pDoc,pDoc- 
>m_versionmajor,pDoc->m_versionminor))?
}
void CLarchCptView: :OnUpdateCaptureStop(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here 
// Get document info to update Capture stop button indicator 
pCmdUI->Enable(theApp.camera->CanStopCapture(GetDocument0 ))?
void CLarchCptView: :OnUpdate(CView* pSender, LPARAM lHint, CObject* pHint) 
{
// TODO: Add your specialized code here and/or call the base class
// Adjust scroll bar sizes on update 





CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument 0;
// Adjust scroll bar sizes
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SetScrollSizes(MM_TEXT, pDoc->GetScrollSize()) ;









if (m_movetobottom==TRUE && rect.Height()<size.cy) 
C
// Move scroll position to maximum bottom 







// TODO: Add your command handler code here 




// TODO: Add your command update UI handler code here 
// Enable follow button 
pCmdUI->Enable(TRUE);





// TODO: Add your command update UI handler code here
// Enable parameters button if we can capture 






// TODO: Add your conmand handler code here 
// Route to camera class 
theApp.camera->CaptureParams();
}
void CLarchCptView: :OnMbuseMbve(UINT nFlags, CPoint point)
C
// TODO: Add your message handler code here and/or call default
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// Get scroll bar position to get a relative location 
CPoint scroll =GetScrollPosition();
scroll = scroll + point;
// TRACE2("Point: %d, %d\n*,scroll.x,scroll.y) ;
// Make sure the point exists in the document 
CSize size=GetTotalSize();
if (scroll.x <= size.cx it scroll.y <= size.cy)
C
// Get gray value from document
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument() ;
int value = pDoc->m_uncompdata->GetValue (scroll.x, scroll.y) ;





// Don't show it if it doesn't exist 
theApp.StatusBarGrayValue(-l);
}
// Continue to MFC call





// TODO: Add your message handler code here
// Update capture indicator when focus changes between sub documents 
theApp. StatusBarCapture (theApp. camera->IsCapturing (GetDocument {))),*
void CLarchCptView: :OnUpdateFileOpen(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here 
// Disbale open function when capturing 
pCmdUI->Enable(theApp.camera->IsCapturing(NULL)) ;
void CLarchCptView: :OnUpdateFileSave(CCmdUI* pQndUI)
(
// TODO: Add your conmand update UI handler code here
I I Disable save function when capturing
pCmdUI->Enable(theApp.camera->IsCapturing (NULL) ) ;
void CLarchCptView::OnUpdateFileSaveAs(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here 
// Disable save as when capturing 
pCmdUI->Enable(theApp.camera->IsCapturing(NULL)) ;
void CLarchCptView: :OnEditCopy()
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// TODO: Add your cormand handler code here 
CDC *pDC;
// Copy capture data to windows clipboard
I I Try to open clipboard 
if (OpenClipboardO )
C
// Clean it first 
EmptyClipboard () ;
// get a draw context 
pDC = GetDCO ;
I I  locate our parent document
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
// Call sub class 
pDoc->m_uncompdata->CopyAll(pDC);
// Release draw context 
ReleaseDC(pDC);





// Beep if we can't open the clipboard 
MessageBeep(O);
}
void CLarchCptView: :OnUpdateEditCopy(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument0;
// Update copy all button if sub class says we can 
pCmdUI->Enable(pDoc->m_uncompdata->CanCopyAll());
B.3.8 CLarchCptDoc Class 
B.3.8.1 LarchCptD oc.h
I I larchCptDoc.h : interface of the CLarchCptDoc cleiss
//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
class CLarchCptDoc : public CDocument 
{
protected: I I create from serialization only
r*r I \ .v  / r
DECLAREJDYNCREATE(CLarchCptDoc)
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CString m_compressomame ; 







BOOL InitDocument () ;
// Overrides
// ClassWizard generated virtual function overrides
//C(AFX.VIRTUAL(CLarchCptDoc)
public:
virtual BOOL OnNewDocument(); 
virtual void Serialize(CArchive& ar); 
virtual void OnCloseDocument( ) ;
virtual BOOL OnOpenDocument(LPCTSTR lpszPathName); 
virtual void SetTitle(LPCTSTR IpszTitle) ;





virtual void AssertValidl) const; 
virtual void Dump(CDumpContextfc dc) const; 
tendif
protected:
// Generated message map functions 
protected:
//{(AFX.MSG(CLarchCptDoc) 










// larchCptDoc.cpp : implementation of the CLarchCptDoc class 
I I
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♦define new DEBUG_NEW 
♦undef THIS_FILE















// TODO: add one-time construction code here














m_compdata = NULL; 
m_uncompdata = NULL;
// Try to create a new document 
if (!CDocument::OnNewDocument()) 
return FALSE;
// TODO: add reinitieilization code here
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// Get information from camera class 
m_compressor = theApp.camera->GetCompressor(); 
m_linelength = theApp.camera->GetLineLength (); 
m_versionmajor = theApp.camera->GetVersionMajor(); 












line=new UnCompLine(m_uncompdata, j) ;
for (i=0;i<1024;i++)









// Create uncompressed video storage 
if (m_linelength > 0 )
C




// Error out if it can't 




//If data is RLE encoded, create "Compl” RLE compressed data
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if (m_compressor==l)
{








// Set document title to name plus compressor name 




I I CLarchCptDoc serialization
void CLarchCptDoc::Serialize(CArchivei ar)
{
// File operations 
if (ar.IsStoringO)
{
I I TODO: add storing code here 
// Saving data
// Write global magic data
ar.Wri te(LARCH_MAGIC,s i zeo f(LARCH_MAGIC)-1);
// Write module magic data
ar.Write(SERIALIZE_MAGIC,sizeof(SERIALIZE_MAGIC)-1);
// Write version
ar «  (EWORD) SERIALIZE_BESTVERSION;
// Write document information 
ar «  m_compressor; 
ar «  m_linelength; 
ar «  m_compressomame; 
ar «  m_versionmajor; 
ar «  m_versionminor;





// TODO: add loading code here 
// Load compressed data 
DWORD file_version;
BYTE check_main[sizeof (LARCHJ&GIC) -1] ;
BYTE check_sub[sizeof (SERIALIZEJSIAGIC) -11 ;
// Check global type
ar. Read (check-main, sizeof (checkjnain)) ;
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// Check module type 
ar.Read(check_sub, sizeof (check_sub)) 
if (stmcmpt (const char 










// Load document variables 
ar »  m_compressor; 
ar »  m_linelength; 
ar »  m_compressomame ; 
ar »  m_versionmajor; 
ar »  m_versionminor;





















I l l l l l l l l i m i l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l U l l i l l l l U I I I I I I I I I I I I  
// CLarchCptDoc commands
void CLarchCptDoc::OnCaptureStart()
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// TODO: Add your command handler code here
void CLarchCptDoc::OnCaptureStop() 
t
// TODO: Add your command handler code here
void CLarchCptDoc::OnCloseDocument0 
C
// TODO: Add your specialized code here and/or call the base class 
// Unallocate all memory for the document 
theApp.camera->DocumentClose(this);




m_compdata = NULL; 





CDocument: -.OnCloseDocument () ;
BOOL CLarchCptDoc::OnOpenDocument(LPCTSTR IpszPathName)
{











m_compdata = NULL; 




m_uncompdata = NULL; 
return FALSE;
}
I I  TODO: Add your specialized creation code here 
return TRUE;
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CSize CLarchCptDoc::GetScrollSize()
{
// Get data from compressor class 





// Update all capture windows associated with the single document 
POSITION pos = GetFirstViewPositionO ;
while (pos != NULL)
{





// TODO: Add your specialized code here and/or call the base class 
TRACEO("CLarchCptDoc::SetTitle()\n”);
// Modify title to add compressor name 
CString oldtitle(IpszTitle);
if (m_oldtitle != oldtitle)
{
m_oldtitle = oldtitle;
m_newtitle = m_oldtitle + *("+• m_compressomame + “)';
}
CDocument::SetTitle(m_newtitle);
B.3.9 Camlnt Class 
B.3.9.1 Camlnt.h
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BOOL LoadFPGA (CString filename); 
void CaptureFileO ,-
BOOL IsCapturing(CDocument *doc = NULL);
BOOL StartCapture(CDocument 'doc);
BOOL StopCapture(CDocument 'doc);
BOOL CanStartCapture(CDocument *doc, int major, int minor),- 
BOOL CanStopCapture(CDocument 'doc);
BOOL DocumentOpenO ;
BOOL DocumentClose(CDocument *doc) ; 
void TimerHit(); 
void CaptureParams();
BOOL CanCaptureParams(int major, int minor); 








int DecodeNybbletchar *data); 
int DecodeByte(char 'data); 
int DecodeWord(char 'data);
BOOL MC_SendBinaryS19(LPSTR filename);
BOOL MC_SendAsciiS19(LPSTR filename, int entry, BOOL useint); 
BOOL MC_SendFPGA (CArchivei ar);







BOOL MC_CheckLevel(BYTE get) ;





I I Camlnt.cpp : implementation file
//
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♦define new DEBUG_NEW 
♦undef THIS_FILE
static char THIS_FILE[] =  FILE ;
♦endif
// constant definitions 
// command codes for MCU code
♦define MC_GOUP 0x01
♦define MC_OUTPUTLEVEL 0x02 
♦define MC_TOPLEVEL 0x30
♦define MC_SECONDLEVEL 0x31
♦define MC_INITBASE 0x20 
♦define MC_INITBINARYS19 0x20
♦define MC_INITASCIIS19 0x21 
♦define MC_INITLDEEFPGA 0x22 
♦define MC_INITLDFPGA 0x23 
♦define MC_INITEEDELETE 0x24 








// Create camera data 
capdoc = NULL; 
m_documentsopen = 0; 
m_needdefaults = TRUE; 
m_capturing = FALSE;
// create serial object 
serial = new Serial();
// Connect to camera 
serial->Connect();





First Generation System Software Code PC Host Software Code 240







// decode ascii hex value into 0-15 value 
char work=tolower('data) ; 
int value;
value=-l;
if (work >= '0' && work < = ' 9 ‘ )
(
value = work - * 0';
}
if (work >= 'a' && work <='f')
(






// decode 2 ascii hex values into 0-255 value 
int high,low; 
int value;
high = DecodeNybble(data); 
low = DecodeNybble(data+l);











// decode 4 ascii hex values into 0-65535 value 
int high,low; 
int value;
high = DecodeByte(data); 
low = DecodeByte(data+2);
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// Try to open the file




CArchive ar( Scfile, CArchive::load);
// Read in the lines and process them
while (ar.Readstring( line, sizeof(line)-1 )!=NULL)
{









// decode memory address 
current = DecodeWord (line+4);
// Check sanity of file 






// Start creating checksum
chksum = (size + DecodeByte(line+4) + DecodeByte(line+6) ) & 255;
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// Error out if not correct 






// Check for SI line 
if (line[l]=='l’)
(













I I Close file 
ar.Closed ; 
file.CloseO ;
// Send conmand to MCU
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serial->SendByte(MC_INITBINARYS19); 
serial->SendByte((BYTE)prgsize);






BOOL Camlnt::MC_SendAsciiSl9(LPSTR filename, int entry, BOOL useint)
{





// Try to open the file
























CArchive ar( &file, CArchive::load);
// Send file number 
serial->SendByte((entry & 15) + '0');
// Read each line
while (ar.ReadString( line, sizeof(line)-1 )!=NULL) 
(
// Send a line
for(i=0;i<strlen(line);i++)
C
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if (serial->Receive&npty() ==FALSE) 
{




















BOOL Camlnt: :MC_SendProc(CArchiveSt ar)
C









// Send command to delete current one 
serial->SendByte (MC_INITEEDEI.ETE) ;
// Delete appropriate file 
serial->SendByte(MC_PROCLOC);






// Update user on status
theApp.StatusBarText("Transmitting Header... *) ; 
// Send command
seriai->SendByte(MC_IN ITLDEEPROC);
// Send file number
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serial->SendByte(MC_PROCLOC);
// Send total number of bytes 
ar »  high;
Sleep(1);
serial->SendByte(high); 
ar »  low;
Sleep(1);
serial->SendByte(low);
total = high * 256 + low;
// Send data 
while (total > 0)
{
Sleep(1);





// Update user on status 
theApp.StatusBarText("Done.') ;

















// Update status to user
theApp. StatusBarText ("Receiving Algorithm Information...');
// Disable flow control 
serial->FlowOff();
I I Send cortmand
serial->SendByte(MC_INITGETPROC);
I I  Send file number 
serial->SendByte(MC_PROCLOC);
I I  Get size
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m_prcblock[0] = high = serial-XSetByte(); 
m_prcblock[l] = low = serial-x3etByte() ;
total = high * 256 + low; 
i=2;
// Get data 
if (total > 0 )
C







// Goto top level 







// Update status to user 
theApp.StatusBarText("Done.');
















// Read identifier 
ar »  high; 
ar »  low;
length = high * 256 + low; 
ar.Read(buffer, length) ;
// Read version 
ar »  high; 
ar »  low;
length = high * 256 + low;
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// Skip Xilinx text fields 
if (data>='a' && data <='d')
(
ar »  high; 
ar »  low;




// Send actual data 
else if (data == *e')
(
ar »  high; 
ar »  low;
length = high * 256 + low; 




ar »  high; 
ar »  low;
length = high * 256 + low;
k=i=length / 100;
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// Go to top 
int i=0;
BYTE data;
// Flush incoming data buffers 
serial->ClearIncoming(); 
serial->ClearBuffer();
// Try for 10 times 
while (i<10)
{
I I Send top level command, wait... 
serial->SendByte(MC_GOUP);
Sleep(100) ;
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BOOL Camlnt: :MC_GetFPGA(LPSTR filename)
I




// Try to openfile








// Send FPGA load command 
MC_SendFPGAComnand (MC_INITLDFPGA) ;























BOOL Camlnt: :MC_SendFPGACommand(BYTE send)
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BYTE data;









BOOL Camlnt: :MC_CheckLevel(BYTE get) 
t
BYTE data;











// Reload firmware 
CWaitCursor wait;
// Order of these files depends on the commands sent to the MCU 
// Update the user constantly
theApp.StatusBarText("Transmitting EEPROM Formatter...') ;
MC_SendBinaryS19("..\\MCU\\eeformat.sl9*); 




theApp.StatusBarText("Transmitting FPGA Executer *);
MC_SendAsciiS19 (“. .\\MCUWldfpga.sl9',MC_INITLDFPGA-tC_INITBASE,TRUE) ; 
theApp.StatusBarText("Transmitting EEPROM Deleter *);
MC_SendAsciiS19("..\\MCU\\eedelete.s19 *, MC_IMITEEDEI ,KTE-MC_INITBASE,TRUE); 
theApp.StatusBarText(“Transmitting PROC Loader ');
MC_SendAsciiS19 (".. WMCUWldeeproc.sl9* ,MC_INITLDEEPROC-MC_INITBASE,TRUE) ;




// Load FPG file into camera
BOOL Camlnt: :LoadFPGA(CString filename)
(
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CWaitCursor wait;









CArchive ar( &file, CArchive::load);
// Make sure file type and version are correct 
ar.Read(check_main,sizeof(check_main));
























// Send FPGA bitstream 
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// Open a document



















// decrease open documents, keep it above 2ero 
m_documentsopen— ;
m_documentsopen = m£tx(0 ,m_documentsopen) ;














Fust Generation System Software Code PC Host Software Code 2S3
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f Windsor



































return MC_GoToTop () ;
}
// Are we capturing?
BOOL Camlnt::IsCapturing(CDocument *doc)
C




if (capdoc=doc) return TRUE;
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::e:um FALSE;
}
// Can we start capturing?
BOOL Camlnt::CanStartCapture(CDocument ’doc, int major, int minor)
{
if (capdoc!=NULL) return FALSE;
if (major != GetVersionMajorO || minor != GetVersionMinorO ) return FALSE,- 
return TRUE;
}
// Can we change the parameters based on the current processor 
BOOL Camlnt::CanCaptureParams(int major, int minor)
C























// Open a debugging file (won’t be more than 12SK)




capdoc = doc; 
m_ capturing = TRUE;
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// Can we stop capturing?
BOOL Camlnt::CanStopCapture(CDocument *doc)
{







TRACEO (“Camlnt:: StopCapture () \n*) ; 
if (capdoc!=doc) return FALSE;

























TRACE1C’Camlnt::TimerHit() with %d bytes.xn*.num);
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// Process compressed data 
num=serial->GetBytes (temp, num); 



























TRACE2("Params: %d, %d, ", (int)m_params[0], (int)m_params [1]) ; 
TRACE2("%d, %d\n”,(int)m_params[2],(int)m_params[3]);
}
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}





// Get line length
int Camlnt:: GetLineLength ()
{
return m_paramsdialog->GetLineLength () ;
}
I I  Get version major




// Get version minor










B.3.10 Serial Class 
B.3.10.1 Serial.h
// Serial.h : header file
//
///////////////////////////////////////////////////////////////////////////// 
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int GetBytes(BYTE ’data, int length);
// BYTE GetByteFlowO r 
BOOL ReceiveEmptyt) ;
BOOL SendBytelBYTE data);
// BOOL SendByteF1ow(BYTE data);
void AddBytes(BYTE ’data, int length); 
void ClearBufferO ; 
void ClearIncoming();
BOOL SerialWriteBlocklBYTE *lpByte , EWORD dwBytesToWrite); 
void FlowOn () 




UINT SerialReceiveProc ( LPVOID pPciram ) ;
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I I ♦include “serial.h*
♦ifdef _DEBUG 
♦define new DEBUG_NEW 
♦undef THIS_FILE
















// Create Serial object 
Serial::Serial()
(
BaudRate = CBR_9600; I I  9600 baud 
Parity = NOPARITY; // None 
StopBits = ONESTOPBIT; //I stopbit 
ByteSize = 8 ; I I 8 bit word 
SerialThread = NULL;
SerialThreadRunning = FALSE;
Connected = FALSE; 
buf_read = buf_write = 0;
TRACE0 ("Serial () \n*) ;
// Create synchronization object
event = new CEvent(TRUE,FALSE,'SERIAL*,NULL) ;
event->Unlock();
lock = new CSingleLock(event,FALSE);
// Destory Serial object
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CreateFile( port, GENERIC_READ I GENERICJWRXTE,
0, // exclusive access
NULL, //no security attrs
OPEN_EXISTING,
FILE_ATTRIBUTE_NORMAL |
FILE_FLAG_OVERLAPPED, // overlapped I/O 
NULL )) == (HANDLE) -1 )
return FALSE;
// get any early notifications 
SetCommMaskl ComDev, EV_RXCHAR ) ;
// setup device buffers
SetupCommf ComDev, RXQUEUE, TXQUEUE ) ;
// purge any information in the buffer
PurgeCotrmt ComDev, PURGE_TXABORT | PURGE_RXABORT | PURGE_TXCLEAR | 
PURGE_RXCLEAR ) ;
// set up for overlapped I/O
ComrrtTimeOuts.ReadlntervalTimeout = OxFFFFFFFF ; 
ComtrtTimeOuts.ReadTotalTimeoutMultiplier = 0 ; 
ComrrtTimeOuts-ReadTotalTimeoutConstctnt = 1000 ;
ComrrtTimeOuts.MriteTotalTimeoutMultiplier = 0 ;
ComrrtTimeOuts.WriteTotalTimeoutConstant = 1000 ;
SetComrrtTimeouts ( ComDev, iComrtTimeOuts ) ;
dcb.DCBlength = sizeof( DCB ) ;
GetComnState ( ComDev, &dcb ) ;
dcb.BaudRate = BaudRate;
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deb.fBinary = TRUE; 
dcb.fNull = FALSE; 
dcb.fAbortOnError = FALSE;
// Parity stuff 
deb.Parity = Parity; 
deb. f Parity = FALSE; 
deb.fErrorChar = FALSE;











deb.XonChar = ASCII_XON ;
deb.XoffChar = ASCII_XOFF ;
if (SetCorranStatei ComDev, &dcb )==FALSE) 
C
CloseHanalef ComDev ) ; 
return FALSE;
}
osWrite.Offset = 0 ; 
osWrite.OffsetHigh = 0 ; 
osRead.Offset = 0 ; 
osRead.OffsetHigh = 0 ;
// create I/O event used for overlapped reads / writes





// explicit reset req 





CloseHandlet ComDev ) 
return FALSE;
}




(osWrite.hEvent =  NULL)if
(
CloseHandlet ComDev ) ; 
CloseHandle( osRead.hEvent ) 
return FALSE;
//no security 
// explicit reset req 
// initial event reset 
// no name
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// Create thread to receive data









deb.DCBlength = si2eof( DCB ) ,- 
GetCommState) ComDev, &dcb ) ; 
dcb.fOutX = TRUE;
SetCommState( ComDev, &dcb );




deb.DCBlength = sizeofl DCB ) ; 
GetCommState( ComDev, &dcb ) ; 
dcb.fOutX = FALSE;
SetCommState( ComDev, &dcb );
I I Disconnect port 
Serial::Disconnect()
{
Connected = FALSE ;
// disable event notification and wait for thread 
//to halt
SetCommMaskt ComDev, 0 ) ;
// block until thread has been halted
while(SerialThreadRunning L = FALSE);
SerialThread = NULL;
// purge any outstanding reads/writes and close device handle
PurgeCorrmt ComDev, PURGEJTXABORT | PURGE_RXABORT | PURGE_TXCLEAR | 
PURGE_RXCLEAR ) ;
CloseHandleC ComDev ) ;
CloseHandlet osRead.hEvent ) ;
CloseHandle( osWrite.hEvent ) ;
TRACEO("Disconnect()\n*);
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UINT SerialReceiveProc( LPVOID pParam )
{
Serial "pObject = (Serial*)pParam,- 
DWORD dwEvtMask ,-
OVERLAPPED os ; 
int nLength ;
BYTE abln[ MAXBLOCK + 1] ;
TRACEO(“SerialReceiveProc()in');
pObject->SetSerialThreadRunning(TR(JE) ,-
mesnsett &os, 0, sizeoft OVERLAPPED ) ) ,-
I I create I/O event used for overlapped read
os.hEvent = CreateEvent( NULL, I I  n o security
TRUE, // explicit reset req
FALSE, // initial event reset
NULL ) ; // no name






if ()SetCommMask( pObject->GetComDev(), EV_RXCHAR )) return 1;
while ( pObject->GetConnected() == TRUE)
(
dwEvtMask = 0 ;
WaitCommEvent( pObject->GetComDev(), &dwEvtMask, NULL );




if (nLength = SerialReadBlock( pObject, (LPSTR) abln, MAXBLOCK ))
C
abIn[nLengthI='\0';





while ( nLength > 0 ) ,-
}
}
// get rid of event handle
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CloseHandlet os.hEvent ) ;
I I  clear information in structure (kind of a "we're done flag') 
pObject->SetSerialThreadRunning(FALSE) ;
TRACEO("SerialReceiveProc(DONE)\n');
return 0;// thread completed successfully
)
I I Add bytes to buffer area shared by main thread 














// Read serial information






// only try to read number of bytes in queue
ClearConmError( pObject->GetComDev(), idwErrorFlags, &ComStat ) ; 
dwLength = mint (DWORD) nMaxLength, ComStat.cblnQue ) ;
if (dwLength > 0)
(
fReadStat = ReadFile( pObject->GetComDev(), IpszBlock,
dwLength, & dwLength, pObject->GetosRead() ) ;
if (!fReadStat)
C
if (GetLastErrorO —  ERROR_IO_PENDING)
(
TRACEO("SerialReadBlock: 10 PendingNn');
//We have to wait for read to complete.
// This function will timeout according to the 
// CommTimeOuts.ReadTotalTimeoutConstant variable 
// Every time it times out, check for port errors 
while(!GetOverlappedResult ( pObject->GetComDev(),
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pObject-xSetosReadO, SdwLength, TRUE ))
{
dwError = GetLastErrorO ; 
if(dwError == ERROR_IO_INCOMPLETE)








if (dwErrorFlags > 0)
{








// some other error occurred 
dwLength = 0 ;
ClearConmError ( pObject->GetComDev(), idwErrorFlags, SComStat ) ,- 
if (dwErrorFlags > 0)
C





return ( dwLength ) ,-
// Wirte serial information







fWriteStat = WriteFile( ComDev, lpByte, dwBytesToWrite, 
SdwBytesWritten, SosWrite ) ;
// Note that normally the code will not execute the following 
// because the driver caches write operations. Small I/O requests 
// (up to several thousand bytes) will normally be accepted 
I I inmediately and WriteFile will return true even though an 
// overlapped operation was specified
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if (GetLastErrorO == ERROR_IO_PENDING)
(
//We should wait for the completion of the write operation 
// so we know if it worked or not
// This is only one way to do this. It might be beneficial to 
// the to place the writing operation in a separate thread 
//so that blocking on completion will not negatively 
// affect the responsiveness of the UI
// If the write takes long enough to complete, this 
// function will timeout according to the 
// CommTimeOuts.WriteTotalTimeoutConstant variable.
//At that time we can check for errors and then wait 
// some more.
while(!GetOverlappedResult( ComDev , 
iosWrite, &dwBytesWritten, TRUE ))
{
dwError = GetLastErrorO; 
if(dwError == ERROR_IO_INCOMPLETE)
(






/ / a n .  error occurred, try to recover 
TRACEl("SerialWriteBlock Error: %x\n*.dwError); 
ClearConmError( ComDev, SdwErrorFlags, SComStat ) ; 
if (dwErrorFlags > 0)
{








// some other error occurred
ClearComnError( ComDev, SdwErrorFlags, SComStat ) ; 
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OVERLAPPED * Serial::GetosRead() 
return iosRead;










// Get a series of bytes from the serial buffer 
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return num;
}
I I  Check if buffer is empty 
BOOL Serial::ReceiveBnpty()
{
return (buf_read == buf_write) ;
}
I I Send a byte
BOOL Serial::SendByte(BYTE data)
{
/ / TRACEl("SendByte: %x\n",data);
return SerialWri teBlock (Scdata , 1) ;
}










I I Purge data in kemal 
void Serial::ClearIncoming()
{
PurgeCormU ComDev, PURGE_TXABORT | PURGE_RXABORT | PURGE_TXCLEAR | 
PURGE_RXCLEAR ) ;
)





if (buf_read <= buf_write)
C








if (num<0 || num > sizeof (buffer))
(
AfxAbort();
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I I  Serial message handlers
B.3.11 UnComp Class 
B.3.11.1 UnComp.h
I I UnComp.h : header file
I I
I / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /



















UnComp(int width,int groups); 
void Create(int width,int groups); 
void DestroyO ; 
void Paint(CDC* pDC);
BOOL UnComp::CanCopyAll(); 
void CopyAlllCDC *pDC); 
int GetTotalLines(); 
int GetWidthO;
BYTE *GrabLine(int line, HLOCAL ‘handle, BOOL expand); 
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public:
UnCompLine(UnComp ‘base, int line, BOOL expand) ;
-UnCompLine();
};
I l l l l l l l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l l l U I I I I I I I I I I I I I I I I I I I I I I I I I I
B.3.11.2 UnComp.cpp






Idefine new DEBUG_NEW 
#undef THIS_FILE
static char THXS_FILE[] =  FILE ;
tendif
// constant definitions
tdefine DEFAULTWIDTH 1024 
#define DEFAULTGROUPS 4
tdefine INCREMENTGROUPS 4
/////////////////////////// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// ///  
// UnComp





// Create compressed data segments with specifications 
UnComp::UnComp(int width)
C
Create (width, DEFAULTGROUPS) ,-
}
// Create compressed data segments with more specifications 
UnComp::UnComp(int width,int numgroups)
{
Create (width, numgroups) ,-
}
// Constructor
void UnComp::Create(int width,int numgroups)
C
int i, j ;
BITMAPINFO *tmi;
HLOCAL ‘groups;
// Figure out the number of segments we need 
m_width=width;
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m_l inespergroup=65536/m_width;
// Allocate the global memory
m_BitMem = LocalAlloc (IMEM_ZEROINIT | LMEM_MOVEABLE, sizeof (BITMAPINFOHEADER) 
+ (sizeof(RGBQUAD) * 256)1;
// Create a gray scale palette
bmi = (PBITMAPINFO) LocalLock(m_BitMem) ;
for (i =0; i < 256; i++)
{
bmi->bmiColors [i].rgbRed=LOBYTE(i) ; 
fcmi->bmiColors[i].rgbGreen=LOBYTE(i) ; 
fctni->btniColors [i] ,rgbBlue=LOBYTE(i) ; 
fcmi->fc«u.Colors [i] .rgbReserved=0;
}
// Create the bitmap info











bmi->tcniHeader. biClrUsed=256 ; 
bmi->bmiHeader.biClrImportant=256;
LocalUnlock(m_BitMem) ;
// (SDI documents will reuse this document)
// Allocate all group memory segments 
m_totalgroups = numgroups; 
m_usedgroups = 0; 
m_usedlines = -1;
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE, 
sizeof(groups)*m_totalgroups);
groups = (HLOCAL*) LocalLock(m_BitGroups) ;
for (j=0;j <m_totalgroups;j ++)
{




data = (PBYTE) LocctlLock(groups[j]) ;
for (i=0; i<m_width*m_linespergroup; i++) 
data[i]=(i + ((i »  8)) + j*64) & 255;
LocalUnlock(groups[j]);
'/
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}
// Release pointers 
LocalUnlock (m_Bi tGroups);










I I Release groups
groups = (HLOCAL*) LocalLock(m_BitGroups); 

















last = m_usedlines - 1;
if (last<0) return;
pDC->GetClipBox(&reg);
bmi = (PBITMAPINFO) LocalLock(m_BitMem) ; 
groups = (HLOCAL*) LocalLock(m_BitGroups);
gs = reg.TopLeftO .y / m^linespergroup;
gf = min(reg.BottomRight() .y,last) / m_linespergroup;
gl = last / m_linespergroup;
/ / TRACE2(“Refresh: %d %d\n*,gs,gf);
I I  Figure out segments to repaint 
for (j=gs;j<=gf;j++)
C
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i = (last % m_linespergroup) + 1; 
lc = m_linespergroup - i;
}











I I Debug tesc 
// CString text ("This is a test!’);
/ / pDC->TextOut (0,0, text) ,-
// Can we do a copy all?
BOOL UnComp::CanCopyAll()
(









// Copy all segments to the Windows clipboard 










last = mjusedlines - 1;
bitmsn = GlobalAlloc (GMEW_ZEROINIT | C34EMJK3VEABLE j QIEH_DDESHARE , 
LocalSize(nuBitMeni) + (m_width * mjusedlines) );
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TRACEl(“UnComp::CopyAll(bitmem(size)=%d)\n*.GlobalSize(bitmem));
bmi = (PBITMAPINFO) LocalLock (m_BitMem); 
gfcmi = (PBITMAPINFO) GlobalLock(bitmem);
memcpytgfcmi, bmi, LocalSize (ntJJitMem)) ;
LocalUnlock(m_BiCMem);
gtmi->bmiHeader.biHeight = last;
gfcrii->bmiHeader.biSizeImage = 0; //m_width * m_usedlines; 
gfcmi->bmiHeader.biXPelsPerMeter=pDC->GetDeviceCaps(HORZRES) / pDC- 
>GetDeviceCaps(HORZSIZE);
gbmi->bmiHeader.biYPelsPerMeter=pDC->GetDeviceCaps(VERTRES) / pDC- 
>GetDeviceCaps(VERTSIZE);
data = (BYTE*) gbmi + LocalSize(m_BitMem);
int j,i,k,gl;
gl = last / m_linespergroup;
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=gl;j>=0 ;j--)
C








i = (last % m_linespergroup) + 1; 
k = m_linespergroup - i;







test = SetClipbocirdData (CF_DIB, bitmem) ; 
return;
]
i  i Get total lines of image, to maintain private information 
int UnComp::GetTotalLines()
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// Get a line from an image










i = line/m_linespergroup * INCREMET7TGROUPS;
m_BitGroups = LocalReAlloc(m_BitGroups, sizeof(groups)*i, 
LMEM_ZEROINIT | LMEM_MOVEABLE);
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j =m_totalgroups;j<i;j ++)
(











if (line > m_usedlines)
{





groups = (HLOCAL*) LocalLock(m_BitGroups);
•handle = groups[line/m_linespergroup];
pointer = (PBYTE) LocalLockt‘handle)+(m_linespergroup - i - iiine % 
m_l inespergroup))*m_width;
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LocalUnlock(m_BitGroups);








// Get a value to update gray level on status bar 
















// Cache line to minimize memory access
UnCompLine::UnCompLine(UnComp* base, int line, BOOL expand)
(
m_pointer=base->GrabLine(line, &m_handle, expetnd) ;
}
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B3.12 Comp Class 
B.3.12.1 Com p.h
// Comp.h : header file
I I






















// Comp(UnComp *uncomp, int size); 
void Serialize (CArchiveSt ar) ; 
void Create(UnComp ’uncomp, int groups); 
void Destroy));




virtual void XnitData()=0; 





// Comp.cpp : implementation file
//
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•define new DEBUG_NEW 
•undef THIS_FILE
static char THIS_FILE[] =  FILE ;
•endif
// constant definitions
•define GROUPSIZE 32768 
•define DEFAULTGROUPS 5
•define INCREMENTGROUPS 2
i i i i i t n i i i i i m i i i i i i t i i i i i i i i i n i i i i i m i i i i i t i i i i i i m i i i i n i i i i i i i i i i i i i i
I I UnComp
// Creator, segments to hold compressed data, more efficient than realloc 




m_uncompdata = uncomp; 
m_bytespergroup = GROUPSIZE; 
m_totalbytes = 0; 
m_processedbytes = 0; 
m_uncomp1ine=0; 
m_uncomppixel=0; 
m_cachegroup = -1; 
m_cachepointer = NULL; 
m_cachehandle = NULL;
// (SDI documents will reuse this document) 
m_totalgroups = numgroups;
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE, 
sizeof(groups)*m_totalgroups);
groups = (HLOCAL') LocalLoc)c(m_BitGroups) ;
for (j =0 ;j <m_totalgroups;j++)
{











groups = (HLOCAL*) LocalLock(m_BitGroups); 
for (j =0; j <m_to talgroups,- j •*■+)
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ar «  (CWORD) m_totalbytes;
ar «  (CWORD) m_uncompdata->GetWidth();
HLOCAL ’groups;
groups = (HLOCAL*) LocalLock(m_BitGroups); 
int j;
BYTE 'pointer;
for (j =0; j<=m_totalbytes/m_bytespergroup; j *■■*■)
{
pointer = (BYTE*) LocalLock(groups[j]) ; 
length = m_bytespergroup; 
if (m_cotalbytes/m_bytespergroup == j)
(












handle = LocalAlloc(LMQt_ZEROINXT | LMEH_MOVEABLE, m_bytespergroup/2); 
buffer = (BYTE*) LocalLock(handle);
ar »  (CWORD) total; 
ar »  (CWORD) width;
do
i
length=ar.Read(buf fer,min((CWORD)mjoytespergroup/2, total)) ;
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// Add data and more segments if necessary 











if (length+m_totalbytes >= m_totalgroups*m_bytespergroup)
{
i = m_totalgroups + INCREMENTGROUPS;
m_BitGroups = LocalReAlloc(m_BitGroups, sizeof(groups)*i, LMEM_ZEROINIT | 
LMEMJ10VEABLE) ;
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=m_totalgroups;j<i;j++)
{






groups = (HLOCAL*) LocalLock(m_BitGroups); 
handle = groups[m_totalbytes/m_bytespergroup];
pointer= (PBYTE) LocalLock(hsmdle)+(m_totalbytes%m_bytespergroup);
if ( (m_totalbytes/m_bytespergroup) == ((m_totalbytes-t-iength) / 
m_bytespergroup) )
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i=TH_bytespergroup-(m_totalbytes % m_bytespergroup) ; 
memcpy (pointer, data, i) ;
LocalUnlockthandle);
handle = groups [ (m_totalbytes+length) /m_bytespergroup]; 
pointer = (PBYTE) LocalLock(handle); 


















index = m_processedbytes / m_bytespergroup;







groups = (HLOCAL*) LocalLock(m_BitGroups);
handle = groups[ index ];
pointer = (PBYTE) LocalLock (handle) ;
value = pointer] m_processedbytes % m_bytespergroup ],-
m_cachepointer = pointer; 
m_cachegroup = index; 
m cachehandle — handle;
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// TRACEl(”%x ", value); 
return value;
}
// Invalidate cache for higher speed 
void Comp::InvalidateCache()
{




m_cachegroup = -1; 
m_cachepointer = NULL; 
nucachehandle = NULL;
)
// Get size of allocated data 
CSize Comp::GetSize()
{
CSize size(m_uncompdata->GetWidth() ,max(m_uncoinpline - 1,0)); 
return size;
)
///////////////////////////////////// /// /// // /// /// /// /// /// /// /// /// /// /// //
B.3.13 Compl:Comp Class 
B.3.13.1 Compl.h
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Compl (UnComp *uncornp, int size) ;
void InitDataO ; 




/ /  /  /  /  / /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  / /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /  /
B.3.13.2 Compl.cpp
// Compl.cpp : implementation file
//







♦define new DEBUG_NEW 
♦undef THIS_FILE
static char THIS_FILE[] =  FILE ;
♦endif
// constant definitions
♦define GROUPSIZE 32768 
♦define DEFAULTGROUPS 5
♦define INCREMENTGROUPS 2
/////// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// /// / 
// Compl















// Initialize data before capture 
void Compl:: InitData()
{
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vaiue_a = value_c = GetByte(); 
if (value_a=255) value_c = 254;
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f or (i=0; i<value_c; i++)
{






































line=new UnCompLine(m_uncompdata, m_uncompline, TRUE); 
for (i=0; i<m_uncompdata->GetWidth (); i++)
{






l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l i l l l l
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B.3.14 CGetParams Class
B.3.14.1 GetParams.h















void SetParams(BYTE *params); 
void GetParams(BYTE *params);











enum { IDD = IDD_CAPTURE_PARAMS };
//))AFX_DATA
// Overrides
// ClassWizeurd generated virtual function overrides
//f{AFX_VIRTUAL(CGetParams)
protected:




// Generated message map functions 
//({AFX_MSG(CGetParams) 
virtual BOOL OnlnitDialog(); 




BYTE m_params [GETPARAMS_MAXI ;
};
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B.3.14.2 GetParams.cpp






♦define new DEBUG_NEW 
♦undef THIS.FILE






















// CGetParams message handlers





pcirams [i] =m_params [i] ;
}
}
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I I  TODO: Add extra initialization here
static int i_text[GETPARAMS_MAX] = {IDC_TEXT1, IDC_TEXT2, IDC_TEXT3, 
IDC_TEXT4,
IDC_TEXT5, IDC_TEXT6, IDC_TEXT7, IDC_TEXT8};
Static int i_edit[GETPARAMS_MAX] = (IDC_EDIT1, IDC_EDIT2, IDC_EDIT3, 
IDC_EDIT4,
IDC_EDIT5, IDC_EDIT6, IDC_EDIT7, IDC_EDIT8}; 
static int i_spin[GETPARAMS_MAX] = {IDC_SPIN1, IDC_SPIN2, IDC_SPIN3, 
IDC_SPIN4,
IDC_SPIN5, IDC_SPIN6, IDC_SPIN7, IDC_SPIN8); 
int i;
BYTE ’point = m_prcblock+9;
SetDlgItemText(IDC_TITLE,(LPCTSTR)point); 
point += (strlent(LPCTSTR)point)+1);
m_total = 'point; 
point++;




m_cext[i] = (CStatic*)GetDlgItem(i_text[i]) ; 












m_Cext[i] ->SetWindowTer— .LPCTSTR)point) ; 
point += (strlent(LPCTSTR)point)+l);
}
for (i=m_Cotai; 1<GETPARAMSJMAX; i++)
C
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case 0: // greater than static 
low = point[2]+1; 
break;
case 1: // lesser than static 
up = point[2]-1; 
break;
case 2: // greater than equal static 
low = point[2],• 
break;
case 3: // lesser than equal static 






return TRUE; // return TRUE unless you set the focus to a control 




// TODO: Add extra validation here 
int i;










case 4: // greater than index
value2 = m_spin[point[2]]->GetPos C); 
if (valuel <= value2)
(




First Generation System Software Code PC Host Software Code 293
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f Windsor
case 5: // lesser than index
value2 = n\_spin[point[2] ]->GetPos{) ; 
if (valuel >= value2)
{




case 6: // greater than equal index
value2 = m_spin[point[2]]->GetPos(); 
if (valuel < value2)
{




case 7: // lesser than equal index
value2 = m_spin[point[21]->GetPos(); 
if (valuel > value2)
C

























BYTE ‘point = m_prcblock+-9 ;
point += (strlen((LPCTSTR)point)+l);
int total = ‘point; 
point++;
int i;
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int CGetParams::GetVers ionMaj or()
{
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B.3.15 Video Processor Headers
The video processors are located in “FPG” files. These files are a combination of the video 
processing parameters and the FPGA bitmap. The video processing parameter files (HDR) 
are shown here. Each of these binary files are concatenated with the FPGA bitstream to 
create the FPG file.
B.3.15.1 Deltatracker.hdr
(Binary Data)
5000 55 57 5F 4C 41 52 43 48 Application Magic Number; UW_LARCH
S008 46 50 47 41 Processor Magic Number: FPGA
so o c 01 00 00 00 Version: 1.0.0.0
S010 00 62 Data Remaining: 98 bytes
S012 01 00 01 00 Processor ID
$016 01 Compressor Type: 1
$017 00 04 Line Width: 1024
$019 44 65 6C 74 61 54 72 61
$021 63 6B 65 72 20 56 69 64
$029 65 6F 20 50 72 6F 63 65
$031 73 73 6F 72 00 Title: Threshold Video Processor
$036 03 Number of Parameters: 3
$037 00 0A 02 Defaults: 0, 10, 2
$03A 42 61 63 6B 67 72 6F 75
$042 6E 64 00 PI: Background
$045 40 61 78 69 6D 75 6D 20
$04D 64 65 76 69 61 74 69 6F
$055 6E 00 P2: Maximum deviation
$057 42 61 6E 64 77 69 64 74
$05F 68 00 P3: Bandwidth
$061 00 02 00 PI >= 0
$064 00 03 FF PI <= 255
$067 01 00 00 P2 > 0
$06A 01 01 80 P2 < 128
$06D 02 00 00 P3 > 0
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$000 55 57 5F 4C 41 52 43 48
$008 46 50 47 41
$00C 01 00 00 00
$010 00 6B
$012 02 00 01 00
$016 01
$017 00 04
$019 4D 61 78 69 6D 75 6D 2F
$021 4D 69 6E 69 6D 75 6D 20
$029 56 69 64 65 6F 20 50 72
$031 6F 63 65 73 73 6F 72 00
$039 03
$03 A 00 CD 7D
$03D 42 61 63 6B 67 72 6F 75
$045 6E 64 00
$048 4D 61 78 69 6D 75 6D 20
$050 4C 65 76 65 6C 00
$056 4D 69 6E 69 6D 75 6D 20
$05E 4C 65 76 65 6C 00
$064 00 02 00
$067 00 03 FF
$06A 01 02 00
$06D 01 03 FF
$070 02 02 00
$073 02 03 FF
$076 01 04 02
$079 02 05 01
$07C FF
; Application Magic Number: UW_LARCH 
; Processor Magic Number: FPGA 
; Version: 1.0.0.0 
; Data Remaining: 107 
; Processor ID 
; Compressor Type: 1 
; Line Width: 1024
Title: Maximum/Minimum 
; Video Processor
; Number of Parameters: 3 
; Defaults: 0, 205, 125
; PI: Background
; P2: Maximum Level
; P3: Minimum Level 
; PI >= 0 
; PI <= 255 
; P2 >= 0 
; P2 <= 255 
; P3 >= 0 
; P3 <= 255 
; P2 > P3 
; P3 < P2
B.3.15.3 Threshold.hdr
(Binary Data)
$000 55 57 5F 4C 41 52 43 48 ; Application Magic Number: UW_LARCH
$008 46 50 47 41 Processor Magic Number: FPGA
$00C 01 00 00 00 ; Version: 1.0.0.0
$010 00 3C ; Data Remaining: 60 bytes
$012 03 00 01 00 ; Processor ID
$016 01 ; Compressor Type: 1
$017 00 04 ; Line Width: 1024
$019 54 68 72 65 73 68 6F 6C
$021 64 20 56 69 64 65 6F 20
$029 50 72 6F 63 65 73 73 6F
$031 72 00 ; Title: Threshold Video Processor
$033 01 ; Number of Parameters: 1
$034 05 ; Defaults: 5
$035 4D 61 78 69 6D 75 6D 20
$03D 64 65 76 69 61 74 69 6F
$045 6E 00 ; PI: Maximum deviation
$047 00 02 00 ; PI > 0
$04A 00 03 FF ; PI <= 255
$04D FF
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$000 55 57 5F 4C 41 52 43 48 Application Magic Number: UW_1
$008 46 50 47 41 Processor Magic Number: FPGA
$00C 01 00 00 00 Version: 1.0.0.0
$010 00 5D Data Remaining: 93 bytes
$012 04 00 01 00 Processor ID
$016 01 Conpressor Type: 1
$017 00 04 Line Width: 1024
$019 52 61 6E 67 65 20 56 69
$021 64 65 6F 20 50 72 6F 63
$029 65 73 73 6F 72 00 Title: Range Video Processor
$02F 03 Number of Parameters: 3
$030 00 CD 7D Defaults: 0, 205, 125
$033 42 61 63 6B 67 72 6F 75
$03B 6E 64 00 PI: Background
$03E 55 70 70 65 72 20 4C 65
$046 76 65 6C 00 P2: Upper Level
$04A 4C 6F 77 65 72 20 4C 65
$052 76 65 6C 00 P3: Lower Level
$056 00 02 00 PI >= 0
$059 00 03 FF PI <= 255
$05C 01 02 00 P2 >= 0
$05F 01 03 FF P2 <= 255
$062 02 02 00 P3 >= 0
$065 02 03 FF P3 <= 255
$068 01 04 02 P2 > P3
$06B 02 05 01 P3 < P2
$06E FF
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This appendix contains the hardware design for the second 
generation system. As in the first generation system, the is in a 
Design Works v3.1.S schematic capture database (Appendix C.l 
"Schematics" on page 300) where it is used to verify with the layout 
(Appendix C.2 ”PCB Layouts" on page 315) generated manually 
with the Douglas Professional Layout v4.6 tool. The layout is used 
to manufacture the PCB (Appendix C.3 "Fabricated Boards" on 
page 318) by Douglas’ PCB Manufacturing Facilities. The 
assembled board (with the help of Dalsa Inc.) is shown in Appendix
C.4 "Assembled Boards" on page 321. The final system can be 
found in Appendix C.4.3.2 "Solder Side" on page 323.
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C.l.1.3 Page 3
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C.4.1.2 Solder Side
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D .l.l Firmware Loader
To assembler the Firmware Loader, the makeload.cmd command is 
executed. This command is a simple Windows NT batch file which 
assembles, links and exports the code to an s 19 (Motorola standard) 
file. The rules for linking (program and data memory base) are in 
linkload.cmd (not a Windows NT file, but the extension must 
be.cmd) and the hex output options are in hexload.cmd (ignores any 
data sections). An external program is written in C which converts 
the S19 file format into a binary format which can be loaded by an 
memory programmer or emulator.
D.l.1.1 makeload.cmd
..\tms320\dspa loader.asm loader.obj loader.1st -v50
8if errorlevel 1 goto stop
..\tms320\dsplnk linkload.cmd
3if errorlevel 1 goto stop
..\tms320\dsphex hexload.cmd





-o loader.out -m loader.map
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MEMORY
{
PAGE 0 : PROG : origin = OFCOOh, length = 003F0h




.text : load = PROG PAGE 0











PROG: origin=08000h, len=07fffh, romwidth=16
files = { loader.sl9 }
PAGE 1:
DATA: origin=00000h, len=0ffffh, romwidth=16








; Use register assignments 
.imtregs
; Setup a macro to get a word (16-bits) from the EEPROM device from the last 
; location read
; The device is only 8 bits, therefore 2 read are necessary.
getword.macro
mar * ,arl 
lacc*+,8 
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; set arp to arl
load high byte in accumulator (with 8 bits shift) 
; load low byte into ar3, set arp to ar2 
; set upper 8 bits of ar3 to 0 









; set arp to arl
,- load byte in accumulator
; set upper 8 bits of accumulator to 0
loadsplk#080h,greg 
ldp #0
; set global data access to external from $8000-$FFFF 
,- data page = 0
; arl is set to the last memory position used by the internal boot loader 










; get mode byte 
; store it
; xor it by 1, test if 0
; mode 1: prog download, get location word first 












; get program word 
use indirect program storage opcode tblw
increment write pointer 
loop until complete
get another mode
f try mode 2 
xor by 2, test if 0










; get data word 
; store it, increment write pointer 
; loop until complete
; get another mode
; type mode 3 
; xor by 3, test if 0
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bcndO,neq ; if not mode 3, no other modes available, reset system
getword ; mode 3: execute at next word
splk#0,greg ; turn off global memory
bacc ; branch to location specified in accumulator
.end
D.l.1.5 ..\bin\sl9tobin\main.c
Code for .Abin\sl9tobin\Debug\sl9tobin executable.
/* Convert S19 file into straight binary file */




/* Convert a hex string (with size) into a value */ 




r  Copy specified amount */ 
s tmcpy (temp, word, chars) ;
/* Terminate it */ 
temp[chars]=0,•




/* Write a word to a file stream with high byte first */ 
void writeword(int word,FILE ’stream)
C
fputc((word»8) & 255,stream) ; 
fputcfword St 255,stream) ;
return;
}
/* Write a byte to a file stream */ 
void writebyte(int byte,FILE ’stream)
C
fputc (byte St 255, stream) ,-
return;
/
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/* Main code */
/* Usage: sl9tobin [filename] * /  







/* exist if arguments not correct */ 
if (argc!=2 || argv[l]==NULL) return 1;
/* derive input and output file names */ 
sprintf(inname,”%s.sl9”,argv[l]); 
sprintf(outname,”%s.bin”,argv[l]);
/* open input file in text mode, exit if error */ 
in = fopentinname,”rt”); 
if (in==NULL) return 2;
/* open ouput file in binary mode, exit if error */ 
out = fopen(outname,”wb”I; 
if (out==NULL) return 2;
/* Ignore first line; we know it is an sO entry */ 
fgets(line,79,in);
/* loop until no lines left */ 
while (fgets(line,79,in))
(
/* set check sum to 0 */ 
sum=0;
/* set counter to 0 */ 
point=0;
/* loop until end of line */ 
while (point<(int)strlen(line))
C
/* Check first character */ 
switchlline[point])
C





/* Entry 2 */ 
case ’2': 
point ++;
/* Read in values remaining */ 
i = getval(line+point,2)-4; 
point += 2; 
point +■= 2;
/* Get memory address */ 
value = getval(line+point,4);
/* Set start of memory if necessary */ 
if (start>value) start=value; 
if (value>base) base=value;
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point += 4;
/* Read program values and store in binary file*/ 
for (j=0;j<i;j++)
C
value = getval(line+point,2); 
writebyte(value,out); 
point += 2; 
base++;
}
/* Exit this line */ 
point += 10; 
break;
default:











/’ Close files */ 
fclose(in); 
fclose(out);
/* Output binary size */ 




As with the loader, another Window NT script is written (makecode.cmd) which will 
assembler all the files (will exit if any error occurs). The linkcode.cmd contains the linker 
information for all the sections of code. The hexcode.cmd contains information for both 
data and program memory. A new convert is written (sl9tomod) to change the S19 file 
into a format which the firmware loader understands.
D.l.2.1 makecode.cmd
..\tms320\dspa main.asm main.obj main.1st -v50 -x 
9if errorlevel 1 goto stop
..\tms320\dspa fpga.asm fpga.obj fpga.lst -vSO -x -w 
0if errorlevel 1 goto stop
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..\tms320\dspa rs232.asm rs232.obj rs232.1st -v50 -x -w 
@if errorlevel 1 goto stop
. .\tms320\dspa tsb.asm tsb.obj tsb.lst -v50 -x -w 
§if errorlevel 1 goto stop
. .\tms320\dspa debug.asm debug.obj debug.1st -v50 -x -w
3if errorlevel 1 goto stop
..\tms320\dsplnk linkcode.cmd
®if errorlevel 1 goto stop
..\tms320\dsphex hexcode.cmd




main.obj fpga.obj rs232.obj tsb.obj debug.obj 
-o firmware.out -m firmware.map
MEMORY
{
PAGE 0 : PROG : origin = OlOOOh, length = OfOOOh
PAGE 1 ;: DATA : origin = 00800h, length = 0f800h
PAGE 1 : PAGEO : origin = 00070h, length = 00008h
PAGE 1 : ONCHIP : origin = 00300h, length = 00200h




.text : load = PROG PAGE 0
command : load = ONCHIP PAGE 1
grfdata : load = ONCHIP PAGE 1
fpga : load = ONCHIP PAGE 1
debug : load = ONCHIP PAGE 1
rsdata : load = ONCHIP ALIGN (12 8) PAGE 1
grfpack : load = DATA ALIGN1256) PAGE 1
grftran : load = DATA ALIGN(256) PAGE 1
grffifo : load = DATA ALIGN(256) PAGE 1
sendbuf : load = DATA ALIGN(256) PAGE 1
buffers : load = DATA ALIGN(256) PAGE 1











PROG: origin=00000h, len=0ffffh, romwidth=16
files = { prog.sl9 }
PAGE 1:
Second Generation System Software Code DSP Code 330
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
DATA: origin=00000h, len=Offffh, romwidth=16
files = { data.sl9 }
}
D.l.2.4 ..\bin\sl9tomod\main.c
Code for .Abin\sl9tomod\Debug\sl9tomod executable.
/* Convert S19 into special firmware loader format '/




/' Convert a hex string (with size) into a value */ 




/* Copy specified amount */ 
stmcpy(temp,word,chars) ;
/' Terminate it */ 
temp[chars]=0;




/' Write a word to a file stream with high byte first */ 
void writewordlint word,FILE 'stream)
C




/* Write a byte to a file stream '/ 
void writebytefint byte,FILE 'stream)
C
fputc (byte Sc 255,stream); 
return;
}
/* Main code */
/' Usage: sl9tomod [filename] [mode] */ 
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/* exist if arguments not correct */
if (argc!=3 || argv[l]==NULL || argv[2]==NULL) return 1;
/* derive input and output file names */ 
sprintf (inname, *%s.sl9',argv[l]) ; 
sprintf(outname,*%s.bin',argv[l]);
/* open input file in text mode, exit if error */ 
in = fopen (inname,'rt*),- 
if (in==NULL) return 2;
/* open ouput file in binary mode, exit if error */ 
out = fopen(outname,”wb'); 
if (out==NULL) return 2;
/* Get mode entry */ 
sscanf(argv[2],”%d',&mode);
/* Ignore first line; we know it is an sO entry */ 
£gets(line,79,in);
/* loop until no lines left */ 
while (fgets(line,79,in))
(
/* set check sum to 0 */ 
sum=0 ;
/* set counter to 0 */ 
point=0;
/* loop until end of line */ 
while (point<(int)strlentline))
{
/* Check first character V  
switch(line[point])
{





/* Entry 2 */ 
case * 2': 
point *+;
/* Read in values remaining */ 
i = getval(line+point,2)-4; 
point += 2; 
point += 2;
/* Get memory address */ 
value = getval(line+point,4); 
point += 4; 
if (start<0) 
f
/' First memory address ever */ 
start=value;
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/* Check if last address (on previous line) */
/* is equal to new address * /  
if (value!=(start+(base/2)))
{
/* flush out existing data */
/* mode */ 
fputc(mode,out);




/* data or program memory */ 




/* Output size to user */




/* if the same, record ascii data into buffer */ 
for (j=0;j<i;j++)
(
value = getval(line+point,2) ,- 
buffer[bufpnt++]=value; 
point += 2 ;  
base++;
)
/* Exit this line '/ 
point += 10; 
break;
default:











/* Input data done, flush buffer if necessary */ 
if (bufpnt!=0)
C
/* mode */ 
fputc(mode,out);
/* location */ 
writeword(start,out);
/* size */
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writeword(bufpnt/2,out) ;





/* Output size to user */




/* Close files */ 
fclose(in) ; 
fclose(out);











; Set global routines for debug module
.global debugg,debuga,debugas,debugar,debugr,debugs,debugws,debugwr
D. 1.3.3 rs232.inc
; Set global routines for RS232 module 
.global rsinit,rsdump,rssend,rsstat
D.l.3.4 fpga.inc
; Set global routines for FPGA module
.global fpgainit,fpgald,fpgaput,fpgaget,fpgadump,fpgarec
D. 1.3.5 tsb.inc
; Set global routines for 1394 module
.global tsbinit,tsbdump,tsbfifo,tsbfifoi
D. 1.3.6 main.asm
; Use register etssignments 
.imtregs
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tprint. usect “ command" ,1,0


















; Print a period 
lacl *02eh 
call debuga
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,- Main routine 
main
ldp Icompage
,- Reset if asked
bit coimiandl,15 ,-reset (0)
bend 0,tc
,- Send and Received and RS232 packet to and the camera 
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clrc intm




; Program the FPGA

















; Write a parameter to the FPGA 
bit contnandl, 9 ;fpga (6)
bend main2,ntc
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,- Beginning of capture, print @'s until data comes in 
lacl #040h
call debuga






; If failed transmittin last section of data, try sending it again 
lacl skip
bend main2a,neq
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; Debug ans TSB transactions 
call tsbdump











; Use register assignments 
.mmregs
; Include global references 
.include "debug.inc"
,- Setup temporary system register storage */ 
debugstO.set 07eh
debugstl.set 07fh









; Set debug data page to first variable used 
debugpage .set debugacc
.text
; SAVENV macro saves all system registers and data page into temporary variables 
saveenv .macro
sst #0,debugst0 ; Save system registers
sst #1,debugstl
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ldp #debugpage ; Set data page to debug page
sacl debugacc ; Save accumulator
clrc sxm ; Disable sign extension mode

























reset data page 
restore system registers
get a byte from the emulator terminal






store it in restore registers
restore environment
leave
; Print accumulator (ascii) and space to terminal 




#020h ,- get ready to print a space
debugaO ; print saved accumulator, space, restore environment.
,- Print accumulator (ascii) and CR to terminal
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#00dh ,- get ready to print a CR
debugaO ; print saved accumulator, CR, restore environment.








; save environment 
set second byte to send to NULL







send second byte if not NULL
,- send to terminal
; restore environment 
leave
; Send a CR to the terminal 
debugrsaveenv save environment
lacl #00dh ; get ready to print a CR
b debuga2 ; continue to above routine
Send a SPACE to the terminal
debugssaveenv save environment
lacl #020h ; get ready to print a space
b debuga2 ; continue to above routine
; Convert a 16bit value to ascii hex with a CR to the terminal 
debugwrsaveenv ; save environment
lacl #00dh ; get ready to print a CR
b debugwsO ; continue to next routine
; Convert a 16bit value to ascii hex with a space to the terminal 
debugwssaveenv save environment
lacl #020h ,- get ready to print a space
debugwsOsacl debugext ;: set last byte to send
sar ar4,debugar4 ,- save ar4
lacl debugacc ,- get stored accumulator
sacl debugscr
lar ar4,#3 ,- set counter to 3
debugwOlacc debugscr,4 ,- shift 4 bits
sacl debugscr
sach debugchr ,- save upper 1 char
lacl debugchr ; load char
and #00fh ,- Convert 0-9 and A-F to ASCII
setc c
sub #10 ,- Subtract 10
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bend debugwl,lc ;
add #7 ; If greaCer Chan equal Co 0,
debugwladd #03ah ; Add 57
call isb ; xmic Che ASCII characCer
mar *,ar4
banz debugwO,*- ; do Che resC of Che nybles
lacl debugexc ; princ lasc characCer (space
call isb
lar ar4,debugar4 ; resCore ar4
rescenv rescore environmenc
rec ; leave
; Send a byte Co Che Germinal 
; EnvironmenC muse be changed!
isb sacl debugsb ; save ouCgoing characCer
lamm greg ; save global regiscer
sacl debuggrg
lamm pdwsr ; save waicsace regiscer
sacl debugdws
lacl #080h ; sec global memory
samm greg
lacc #0ff00h ; sec excemal waicscaces Co 7 for emulacor
samm pdwsr
ldp #511 r sec daca page co 511 = $FF80
isbOrpc #255 ; waic a while
nop
lacl 070h ; read from $FFF0r arbicrace wich emulaCor
rpc #252 ; waic a while
nop
lacl 071h read from $FFF1
and #0ffh sec upper 8 bics Co 0!
bend isbO,neq ; loop back if noC 0 (daca scill cransmiccing
Germinal)
ldp #debugpage ; see back Co debugger page
lacl debugsb ; gee ouCgoing daCa
ldp #511 ; sec Co emulacor page
sacl 070h ; save value Co $FFF0
lacl #1 ; sec 1 Co $FFF1 Co indicaCe wriCe
sacl 071h
lacl 072h ; arbicrace wich emulacor
ldp #debugpage ; sec back Co debugger page
lacl debuggrg ; rescore environment
sarm greg
lacl debugdws
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samm pdwsr
lacl debugsb ; restore accumulator
ret ; return
; Get a byte to the terminal 
Environment must be changed!
igb lacl *0 ; reset incoming data
sacl debugsb
lamm greg ; save global register
sacl debuggrg
lamm pdwsr ; save waitsate register
sacl debugdws
lacl #080h ; set global memory
samm greg
lacc #0ff00h ; set external waitstates to 7 for emulator
samm pdwsr
ldp #511 ; set data page to 511 = SFF80
lacl 072h ; read from SFFF2
and #000£fh
bend igbl,eq ; if zero, no chars available from terminal,
lacl 073h ; read from SFFF3
and #000f£h ; set upper 8 bits to 0
ldp #debugpage ; set back to debugger page
sacl debugsb ; store in incoming data register
ldp #511 set back to emulator page
lacl #0
sacl 072h ; set $FFF2 and $FFF3 to zero to indicate we
sacl 073h
igbl
ldp #debugpage ; set back to debugger page









» f j c o  r S y i s t S T
.mnregs
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; set RS232 page 
rspage.set rssize
; reverse bits in accumulator for RS232 transmission (with table) 
,- DSP serial port is MSB, RS232 is LSB 
revbits.macro
.newblock ; reset local branches
and #000ffh ; set upper 8 bits to 0
sfr ; shift right 1 bit
bend Sl,c ; was value even
add 4rs232tr ; yes, get value from table
tblr rsrev
lacl rsrev
bsar 8 ; shift right 8 bits (use upper bits)
b $2
add #rs232tr ; no, odd
tblr rsrev ; get value from table (use lower bits)
lacl rsrev
and #000ffh ,- set upper bits to 0
.newblock
.endm
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RSINIT: set interrupt, timers and serial registers 
CPLD handles most of the RS232 formatting of bits 
CPLD requires a pulse 1/(baud*8) times a second
rsinitsetc intm ; disable interrupts
ldp #0 ; set data page 0
lacc #isr ; set interrupt handler
sacl 064h ; serial communication vector at $64 in ROM version of DSP
ldp Irspage ; set RS232 page
lacc #008ech ,- enable 16 bit, frammed mode, reset transmit ter/receiver
samm spc
lacc #0326 ; set timer pulse to 25xl0A6 / 9600 / 8
samm prd
lacc #00020h ; set timer in continuous mode
samm ter













clrc xf ,- set RS232 RTS high
out rsrev,02004h
ldp #0
clrc intm ; enable interrupts
ret ; leave
; store in MSB shift register to CPLDs 
; wait for transmission to be finished
; wait LONGER...
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; ISR: interrupt service routine for RS232 (receive)
; Receives bytes and processes DALSA MCU packet
isr ldp trspage ,- set page (previous page is saved by hardware)















lamm drr ,- get received bit
revbits ; reverse the order
sacl rscur ; store it
lacl rscount ; check packet size
sub #5
bend isrsg,eq ; header just completed, record size portion
bend isrget,gt ; more than header
lacl rscount




bend isrreset.neq ; if not, reset packet receiver
b isrinc
isrsglacl rscur ; save size value in header
add *4
sacl rssize
isrchklacl rschksum ; update checksum
add rscur
sacl rschksum
isrinclacl rscount ; increment counter
add #1
sacl rscount
b isrleave ; leave ISR
isrgetiacl rscount ; check if packet complete
xor rssize
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bend isrdone, eq
lacl rsbufpnt ; packet not done, record in buffer







lacl rsbufpnt increment buffer counter
add #1
sacl rsbufpnt
b isrehk update checksum





bend isrreset,neq ;isrbad ; packet is bad, leave!
lacl
sfr









lacl rssize ; modify size, remove header
sub #6
sacl rssize
lacl #1 set packet OK!
sacl rspackok
b isrleave leave
isrbadlacl #1 ; set packet BAD!
sacl rspackbad
b isrleave ,- leave








isrleavelar ar5,rsarS ,- restore ar's and environment
lar ar4,rsar4
lar ar3,rsar3
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; RSSEND: format DALSA MCU pakcet and send it.
rssendldp Irspage set rs232 data page
lacl rsosize leave if data is zero size
bend rssende,eq
lar ar2,irssync ; ready to send header
lar ar3,#4
mar *,ar2














lacc frsbufout reset buffer pointer
add Irsbufout
sacl rsobufpnt
rssendllacl rsobufpnt .-divide 16-bit buffer to









lacl rsobufpnt increment buffer pointer
*1
sacl rsobufpnt
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lacb $' update checksum
add rsochksum
sacl rsochksum
banz rssendl,ar2 ;: loop until done







; RSSTAT: get RS232 transmission, receiver status
rsstatldp #rspage



















rsscate ldp #0 ; return 0 if all OK
ret












Second Generation System Software Code DSP Code 349
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f Windsor
;RS232TR: Table o£ reversed bits £or MSB transmission 
rs232tr .word 00080h,040c0h, 020a0h,060e0h,01090h,050d0h,030b0h,070f0h 
.word 00888h, 048c8h,028a8h, 068e8h,01898h,058d8h,038b8h,078f8h
.word 00484h, 044c4h,024a4h,064e4h,01494h, 054d4h,034b4h,074f4h
.word 00c8ch,04ccch,02each, 06cech,01c9ch, OScdch,Q3cbch,07cfch
.word 00282h,042c2h,022a2h, 062e2h, 01292h,052d2h,032b2h,072f2h




.word 00989h,049c9h,029a9h, 069e9h, 01999h,059d9h,039b9h,079f9h
.word 00585h,045c5h,025a5h, 065e5h,01595h,055d5h,035b5h,075f5h
.word 00d8dh, 04dcdh, 02dadh, 06dedh, 01d9dh, 05dddh, 03dbdh, 07dfdh
.word 00383h,043c3h,023a3h, 063e3h,01393h,053d3h,033b3h,073£3h





; Use register assignments 
.nmregs




; Location of FPGA bitstream in program memory 
fpgaprg.set 08000h













,- Setup FPGA data page 
fpgapage.set point
.newblock
r r r * *  t m t w >i place FPGA in reset 
fpgainitldp #fpgapage
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; FPGALD: load fpga bitstream
fpgaldldp #fpgapage
lacl #047h ; Output “G' to terminal
call debuga
clrc xf ; set FPGA CCLK and PROG lines low
out temp,fcclk
out temp,fprog
rpt *1000 ,- wait for FPGA reset
nop
setc xf ; set PROG high
out temp,fprog




SI in temp,finit ; wait for INIT to be HIGH
bend $8,bio ; wait 65536 cycles
b $9 if still low after 65536 cycles, FPGA
$8 banz SI ,- in socket! ERROR OUT!
b S7
$9 lacc # fpgaprg ; first byte of bitstream size
sacl point
tblr size
add #1 ; increment read pointer
sacl point
lacl size ,- output bitstream size to debugger
call debugwr
$2 lacl point ; get a word from memory
tblr data
add #1
sacl point ; increment pointer
lar ar3,#15 ; set counter to 15 (16 bits to send)
mar *,ar3
$3 clrc xf ; set CCLK low
out temp,fcclk
in temp,finit ; ERROR OUT if INIT LOW
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data ; shift data left 1 bit
sacl data








mar *,ar3 ; do the rest of the bits
bant $3
lacl size ; decrement size counter
sub #1
sacl size
bend $6,eq ; loop until complete stream is done
b $2
lacl #044h ; Output a "D” when done programming
call debugar




lacl #045h ; Output a ”E* for error
call debugar
ldp # fpgapage
lacl size ,- Output stream location
call debugwr
lacl #1 ; leave with error code 1
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Set FPGA data page
disable interrupts
shift accumulator left 2 bits
set 3 other bits to 0 (bit 15 start bit) 
set stop bits 
store it
set counter for 16 bits 
set CDCLK low
wait__
set CDIN based on high bit of data
set CDCLK high
wait
; left shift data 1 bit
; do all 16 bits









,-FPGAGET: Get an 8 bit value from the FPGA 
fpgaget
ldp #fpgapage ,- set FPGA data page
setc intm ? disable interrupts
lar ar3,#7 ; set for 8 bits
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$4
mar *,ar3
setc xf ,- set CDIN low
out temp, f din
lacl #255 ; reset data variable
sacl data
clrc xf ,- set CDCLK low
out temp,fcclk
lacl data ; shift data left 1 bit
sfl
sacl data
rpt #5 ; wait...
nop
setc xf ; set CDCLK high
out temp,fcclk
in temp,fedout ; set bit 0 of data based
bend $4,bio
opl #00001h,data
rpt #5 ; wait...
nop
mar * ,ar3 ,- do the other 7 bits
banz S3
lacl data ; move data received into




;FPGADUMP: output contents of FIFO to terminal 
fpgadump
ldp #fpgapage ; set FPGA data page
in temp,pae ; check almost empty line
bend $2,bio ; leave if almost empty
mar *,ar3 ; set memory for data move
lar ar3,#infpga
setc intm ; disable interrupts
rpt #4095 ; move 4096 words
in *+,04000h
clrc intm ; enable interrupts
lacl »02eh ; print a *.* to the terminal
call debuga
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;FPGAREC: Get 252 words (126 quadlets) from FIFO 
fpgarec
$1
ldp #fpgapage set FPGA data page
lacl #1 set error code to 1




setc intm ; disable interrupts
rpt #fpksizew-l i; read 256 words in
in *+,04000h
clrc intm ; enable interrupts
rying something
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$3 mar *, ar2
banz $l,ar3
lacl #0 ; set error code to 0 (success)
$2




; Use register assignments 
.nmregs




;ISO transmission header 
isohead.set OOOOh






























grfdch > t 1 t O
grfdid.usect "grfdata*,1,0 
grftsize.usect "grfdata*,1,0
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hos tpntl.usect "grfdata',1,0 










,- sends ize. usect "grfdata',1,0 
,-lastsize. usect "grfdata',1,0 
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#datfstati,grftsbl ,- Set ATF fifo size 
grftsbl,ratfstat
Second Generation System Software Code DSP Code 3S8





















































; Set ITF fifo size
Set GRF fifo size and clear
Set ATF fifo size and clear
,- Set ITF fifo size and clear
,- Set interrupt registers
; initialize variables
async trans supprt of large data removed
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; Send bus reset






,-ISR: Interrupt Service Routine for LLC (Receives and Asycn acknowledgments) 
isr
,- set 1394 data page 
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grfstatl,rgrfstat ;get quadlet status 
grfstath,rgrfstat+1 
grfstath,15









































,- do not process as first unless "cd* bit
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; unset first flag
; determine tcode, lookup pre process code address





























































; decrement size count (set by pre process call)
; if packet complete, it may be debuggable 
; lookup during process
,- call during process
lookup tcode in debug table
; if set, record packet into debug fifo
; setup write to debug fifo
; adjust pointer for wrapping
; lookup tcode in post process table
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bacc ; call post process
isratsk












in grftsbl,02006h ; check for more on GRF
bend isrl,bio
isrleave
splk ifOffffh,grftsbl ; set interrupt registers as begin handles
out grftsbl,rinter
out grftsbl,rinter+1












lacl #1 set ISO flag ok to send
sacl isook






lacl #0 ; set ISO flag no good to send
sacl isook
splk #00200h, grftsbl set LLC interrupt registers
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.word tc0_pr , tcl_pr ,tc2_pr , ismext
.word tc4_pr , tc5_pr , tc6_pr , ismext
.word ismext, tc9_pr , ismext, ismext
.word ismext,ismext,tce_pr .ismext
; grftbdur: during-calls 
grftbdur
.word ismext, tcl_dr , ismext, ismext
. word ismext, ismext, ismext, ismext
.word ismext, tc9_dr , ismext, ismext
.word ismext, ismext, tce_dr .ismext
; grftbpos: post-calls 
grftbpos
.word tc0_po , tcl_po , tc2_po , ismext
.word tc4_po ,tc5_po ,tc6_po .ismext
.word ismext,tc9_po .ismext,ismext 
.word ismext, ismext, ismext, ismext
,- Banks: FFFF FFFn xxxx 
,- n= 0 CSR area
1 DSP Data Low ($0000-$7FFF)
2 DSP Data High ($8000-$FFFF)
3 DSP Prog Low ($0000-$7FFF)
4 DSP Prog High ($8000-$FFFF)
; n= others, results in bad_address
,- tcode 0 and 6 pre call
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lacl #04h ; used by 0 and 6
sacl grfsize ; set grfsize to 4 quadlets
b ismext
; tcode 0 post call (write quadlet) 
tcO_po
lar ar3, If grf pack
lar ar2,igrftran
lacl *+,ar2 ; get tlabel,rt,tcode,priority
and #0fc00h
or #00020h ; set to write response
sacl *+,ar3
mar «+,ar2 ; skip destination id
lacl #00h ; set speed to 100Mb
sacl *+,ar3
lacl *+,ar2 ,• get destoffsethigh
sacl grfdoh
lacl ItO ; set r_code to resp_complete for now
sacl *+,ar3




sacl grfbrd ; set broadcast flag, 0 if broadcast
lacl #0
sacl grftsize ,- set number of quads to send -3
lacl #0 ; fill dol with nulls
sacl *+
sacl *+,ar3
lacl *+ ; check lowword of lowoffset
and (fOfffch ; set to modulo 4
sfr ,- scale down
sacl grfadd
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.word tcw_ba ,tc0_fnl,tc0_fn2,tc0_fn3 






























; tcode 1 and 9 pre call
tc9_pr
tcl_pr
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sacl grfetc ; store extended_tcode

















lacl *-t-,ar2 ; get tlabel,rt,tcode,priority
and #0fc00h
or #00020h ; set to write response
sacl *+,ar3
mar *-t-,ar2 ; skip destination id
lacl #00h ; set speed to 100Mb
sacl *+,ar3
lacl *+,ar2 ; get destoffsethigh
sacl grfdoh
lacl #0 ; set r_code to resp_complete for now
sacl *+,ar3




sacl grfbrd ; set broadcast flag, 0 if broadcast
lacl #0
sacl grftsize ; set number of quads to send -3
lacl #0 ; fill dol with nulls
sacl
sacl *+,ar3
lacl *+ ; check lowword of lowoffset
and #0fffch ; set to modulo 4
sfr ,- scale down
sacl grfadd
lacl grfdoh ; Check highoffset = ffff
xor #0ffffh
bend tcw_ba,neq
lacl * ; Check highword of lowoffset = fOOx (x
and #0tf£8h
xor #0f000h
; compensate for ack quadlet too
; calculate number of quadlets left to read
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; skip extended_tcode 
; get datalength 
; handle datalength=0
; set size for repeat 
; determine what to do on which bank
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b tcO_end




lacl *+ ; get tlabel
and #0fc00h
xor grfwtlab
bend ismew, neq ,- check tlabel
adrk #2
lacl *+ ; get source id
xor grfwsrid
bend ismew, neq ,• check source id







sacl grfwdone ; indicate transaction completed
sacl grfflag
b ismew
; tcode 2 and 4 pre call
tc2_pr
tc4_pr
lacl #03h ; used by 2 and 4
sacl grfsize
b ismext




lacl *-t-,ar2 ,- get tlabel,rt,tcode,priority
and #0fc00h
or #00060h ; set to read response
sacl *+,ar3
mar *+,ar2 ; skip destination id
lacl #00h ; set speed to 100Mb
sacl *-t-,ar3
lacl *+,ar2 ; get destoffsethigh
sacl grfdoh
lacl *0 ; set r_code to resp_complete for now
sacl *+,ar3




bend ismew, eq ; if this is a broadcast, leave now
lacl #1
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sacl grftsize ; set number of quads to send -3
lacl #0 ; fill dol with nulls
sacl ♦+
sacl *+,ar3
lacl *+ ; check lowword of lowoffset
and #0fffch r set to modulo 4
sfr ; scale down
sacl grfadd
lacl grfdoh ; Check highoffset = ffff
xor (tOffffh
bend tcr_ba,neq
lacl « ; Check highword of lowoffset = fOOx
and #0fff8h










.word cc4_fn0, Cc4_fnl, cc4_fn2, Cc4_fn3
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lacl *+,ar2 ; get tlabel,rt,tcode,priority
and #0fc00h
or #00070h ,- set to read block response
sacl *+-,ar3
mar *+,ar2 ; skip destination id
lacl #00h ; set speed to 100Mb
sacl *+,ar3
* - ,.■* ±a£x s+,<xc2 ; get destofcsethigh
sacl grfdoh
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lacl *0 ; set r_code to resp_complete for now
sacl *-f,ar3




bend ismew, eq ; if this is a broadcast, leave now
lacl #0 ; fill dol with nulls
sacl *+
sacl *+,ar3
lacl *+ ,- check lowword of lowoffset
and #0fffch set to modulo 4
sfr ; scale down
sacl grfadd
lacl grfdoh ; Check highoffset = ffff
xor IfOffffh
bend tcr_ba,neq







mar »+ ; skip extended_tcode
lacl *,ar2 ; get datalength
sacl grfsize






sacl grfdoh ; set size for repeat
add *2
sacl grftsize ; set transmission size








.word tc5_fn0, tc5_fnl, tc5_fn2, tc5_fn3 
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lacl *+,ar2 ,- get tlabel,rt,tcode,priority
and #0fc00h
or (tOOObOh ; set to lock response
sacl *+,ar3
mar *+,ar2 ,- skip destination id
lacl #00h ; set speed to 100Mb
sacl *+,ar3
lacl *+,ar2 ; get destoffsethigh
sacl grfdoh
lacl #0 ; set r_code to resp_complete for now
sacl *+,ar3




bend ismew, eq ,- if this is a broadcast, leave now
lacl n
sacl grftsize ; set number of quads to send -3
lacl #0 ; fill dol with nulls
sacl *+
sacl *+,ar3
lacl • + ; check lowword of lowoffset
and iOfffch ; set to modulo 4
sfr ; scale down
sacl grfadd
lacl grfdoh ; Check highoffset = ffff
xor lOffffh
bend tcl_ba,neq







lacl * ; check extended_tcode
sub #8
bend tcl_ba,c ; leave if e_tcode > 8
lacl *+ ; check datalength vs e_tcode
add ftc9_tb0
tblr grfvecl
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lacl *+,ar2 ,- if datalength and table do not match, leave
xor grfvecl ; advance to block data
bend tcl_ba,neq





; fetch_add changed Co 8h since aic5800 stops NT with asynclocks of one quadlet 
tc9_tb0




.word tcl_ba ,tc9_frl,tc9_fr2,tc9_fr3 
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get arg_value low 
compliment
and with old_value low
or with data_value low 
store over old_value low 
get arg_value high 
compliment
and with old_value high
or with data_value high 
store over old_value high
get old_value low
xor with arg_value low
if not zero, then not equal, leave
get old_value high
xor with arg_value high
if not zero, then not equal, leave
move data_value into old_value
get old_value low
xor with arg_value low
if not zero, then not equal,
get old_value high
xor with arg_value high







lacc grftsbh,16 ; load high acc with olcLvalue high
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or grftsbl ,- or low acc with olcLvalue low
add *+ ; add arg_value low to low acc
add *,16 ; add arg_value high to high acc




lacl grftsbl ; get old_value low
xor *+ ; xor with arg_value low
bend tc9_bo0,neq ; if not zero, then not equal, advance to fetch_add
lacl grftsbh ; get old_value high
xor *+ ; xor with arg_value high
bend tc9_fe,neq ; if not zero, then not equal, adcance to fetch_add
b tc9_coQ ; move data_value to old_value
tc9_pol







.word ismew, tc9_fwl, tc9_fwl, tc9_fw3
.word tc9_fw3, ismew. ismew, ismew
tc9_£wl











; send one quadlet payload since TSB12C01A or AIC5800 has a problem with no
payload
tcl_ba
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.word 00404h,Offffh ;Bus_Info_Block 0404
.word 03133h,03934h
.word OOOffh,OlOOOh
.word OOOOOh,OdlOlh ;id 80ffff
.word OOOOOh,OOOOlh
.word 00004h, Off ffh ,-Root dir
. word 00380h,0ffffh ;module_vendor_id
.word OOcOOh,00380h ,-node_capabilities 83c0
.word 08d00h,00002h ;node_unique_id
.word OdlOOh,00004h ;unit_directory
.word 00002h,0ffffh ;Leaf 1, node_vendor_id






.word 00003h, Offffh ,-Unit_dependent_directory
.word 04000h,00800h ;conmand_regs_base
.word 08100h, 00002h ,-vendor
.word 08200h,00007h ,-model
.word 00005h, Offffh ;Dir 1, Leaf 1, module_vendor_id text
.word OOOOOh,OOOOOh
-word OOOOOh,OOOOOh
.word 04441h,04c53h ;DALSA INC.
AW  n  A  Q  A
.word 0432eh,OOOOOh
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.word 00005h,Offffh ,-Dir 1, Leaf
.word OOOOOh,OOOOOh
.word OOOOOh,OOOOOh





































; make sure the iso cycle has started
if not, try to fix it!
make sure transmission is available
if not, try to fix it!
set up registers
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out tsbh,rinter+1
splk lisohead,tsbl 




















































; TSBDUMP: dump the contents of the receiver fifo buffer for debugging 
tsbdump
ldp #grfpage
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D.1.4 EEPROM Emulator Utilities 
D.l.4.1 loademul.cmd
Scopy loader.bin/b+prog.bin/b+start.bin/b firmware.bin 
@..\bin\urload firmware.cfg
D. 1.4.2 boot.bin (binary)
Following byte indicates parallel 8 bit bootup mode.
$81
D.l.4.3 startbin (binary)




// script for unirom to load firmware code into emulator 
[HOST]
// set interface to parallel port 1 
port p378
[cfg]
// set device to 64K FLASH device (with write line)
device 64 0 FLASH




[ a n d ]
// reset device 
RESET OFF
// initialize unirom serial communication registers for DSP
fill fffO fff4 00
// load DSP ROM boot register
load bin boot.bin ffff
// load firmware data
load bin firmware.bin 8000
// set serial comnunication mode for host
CONSOLE vcom fffO none 19200
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D.l.4.5 verify.cmd




// script for unirom to verify firmware code in emulator 
[HOST]
// set interface to parallel port 1 
port p378
[cfg]
// set device to 64K FLASH device (with write line)
device 64 0 FLASH





// reset device 
RESET OFF
// initialize unirom serial communication registers for DSP
fill fffO fff4 00
// verify DSP ROM boot register
verify bin boot.bin ffff
// verify firmware data
verify bin final.bin 8000
// set serial conmunication mode for host
CONSOLE vcom fffO none 19200
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D.2 FPGA Hardware Description
D.2.1 Synopsys Scripts
As in the first generation system before Design Compiler can be executed, a setup file 
(.synopsys_dc.setup) must be located in the current directory which contains the 
information of the target technology. Once Design Compiler is loaded, a command to load 
the video processor should be executed: “analyze -f vhdl -lib DALSA
<videoprocessor>.vhd”. After the code is successfully read in, the automated script can be 
executed with “include makefpga.scr” .
D.2.1.1 .synopsys_dc.setup
/* Set information for schematic sheets */ 
designer = “Roberto Muscedere',- 
company = “VLSI Research Group' ;
/* Set synthetic library path, for synopsys libs and alliance libs */ 
search_path = (. /CMC/tools/synopsys/libraries/syn \
/CMC/tooIs/xactvm/ synopsys/1ibraries/syn}
/* Set target hardware to 4005-5, include primatives and specific libraries */ 
link_library = {“*" xprim_4010e-3.db xprin\_4000e-3.db xgen_4000e.db xdc_4000e- 
3.db xio_4000e-3.db xfpga_4000e-3.db}
target_library = {xprim_4010e-3 .db xprirr\_4000e-3 .db xgen_4000e.db xdc_4000e-3 .db 
xio_4000e-3.db xfpga_4000e-3.db}
/* Add symbol library (for gui interface) */ 
symbol_library = xc4000e.sdb
/* Add design ware synthetic libraries to improve performance */ 
define_design_lib xdw_4000e -path \
/CMC/tools/xactvm/synopsys/1ibraries/dw/lib/xc400 Oe 
synthetic_library = {xdw_4000e.sldb standard.sldb}
/* Setup outputs for Xilinx XNF file format */ 
compile_fix_multiple_port_nets = true 
xnfout_constraints_per_endpoint = 0 
xnfout_library_version = “2.0.0* 
bus_naming_style = “%s<%d>* 
bus_dimension_separator_style = “><“ 
bus_inference_style = "%s<%d>' 
edifout_netlist_only = true 
edifout_power_and_ground_representation = cell
edifout_write_properties_list = *instance_number port_location part' 
xlnx_hier_blknm = 1
/* Define DALSA library location */ 
define_design_lib DALSA -path “./DALSA*
D.2.1.2 makefpga^cr
/* be sure to analyze video processor before executing this script */ 
/* eg: analyze -f vhdl -lib DALSA processor.vhd */
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/* put everything inside the DALSA library, keeps things neat */ 
analyze -f vhdl -lib DALSA conmdata.vhd
analyze -f vhdl -lib DALSA camerasig.vhd
analyze -f vhdl -lib DALSA reset.vhd
analyze -f vhdl -lib DALSA fifo.vhd
analyze -f vhdl -lib DALSA packages.vhd
analyze -f vhdl -lib DALSA interface.vhd
elaborate -lib DALSA system_config
/* do not touch special FPGA pins and RAM elements */ 
current_design corrmdata 
set_dont_touch x*
/* do not touch RAM elements */ 
current_design system 
set_dont_touch x*
/* set no ports for clock */ 
set_pad_type -no_clock
/* except the main clock port and controller clock */ 
set_pad_type -clock {CLK} 
set_pad_type -clock (CDCLK)
set_port_is_pad
/* Set pin locations */ 
include fpgapins.scr
J* assign pads to ports ’/ 
insert_pads
/* Set timing constraint to 20 MHz */ 
create_clock CLK -period 49 /* 24 */
compile -map_effort low
/* Not necessary, but nice to see if it is routable */ 
report_fpga
/* Not always accurate, but good indication for routability */ 
report_timing
replace_fpga
/* Set FPGA target part number */
set_attribute system "part” -type string "4010epc84-3”
set_attribute find(design,***) ”xnfout_use_blknames’ -type boolean FALSE
/* Output as sxnf since it contains pin assignment information */  
write -format xnf -hierarchy -output fpga.sxnf
/* Required for new Xilinx Tools and sxnf files */ 
write_script > fpga.dc
/* Execute Xilinx Alliance tools to make fpga.stream file */ 
sh makefpga
Second Generation System Software Code FPGA Hardware Description 387
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
D.2.1.3 fpgapins.scr
/* Camera lines */
set_attribute {"CLK'} "pad_location* -type string "P13' 
set_attribute {“STRB'} "pad_location* -type string "P78’ 
set_attribute ("LVAL”} "pad_location* -type string *P77” 
set_attribute {"USR_EN'} “pad_location* -type string "P5' 
set_attribute {"FUTURE'} "pad_location" -type string "P6' 
set_attribute {"DEXSYNCIN'} "pad_location* -type string "P23' 
set_attribute ("DEXSYNCOUT'} "pad_location” -type string *P24” 
set_attribute {"DPRINOUT'} "pad_location* -type string *P70'
set_attribute {"AD<0>"} "pad_location” -type string "P79'
set_attribute {"AD<1>'} “pad_location' -type string “P80'
set_attribute ("AD<2>'} ”pad_location' -type string "P81'
set_attribute {"AD<3>'} "pad_location' -type string "P82’
set_attribute {"AD<4>'} “pad_location' -type string "P83'
set_attribute {“AD<5>'} “pad_location" -type string "P84”
set_attribute {"AD<6>'} ”pad_location' -type string *P3'
set_attribute {”AD<7>'} "pad_location” -type string "P4”
set_attribute {"BD<0>"} Hpad_location' -type string *P7*
set_attribute {"BD<1>’} ”pad_location" -type string *P8'
set_attribute {"BD<2>“} "pad_location" -type string "P9'
set_attribute ("BD<3>'} "pad_location” -type string "P10’
set_attribute {"BD<4>'} "pad_location' -type string “P20"
set_attribute {"BD<5>'} "pad_location” -type string "P19”
set_attribute {"BD<6>“} “pad_location” -type string "P18”
set_attribute {"BD<7>'} "pad_location" -type string "P14"
/* FIFO Data lines */
set_attribute {"FOUT<0>'} "pad_location' -type string "P69'
set_attribute {"F0UT<1>'} "pad_location' -type string "P68'
set_attribute {"F0UT<2>"} "pad_location’ -type string "P67”
set_attribute {"F0UT<3>”) "pad_location' -type string *P66'
set_attribute {"F0UT<4>”} "pad_location' -type string "P65’
set_attribute {"F0UT<5>'} "pad_location’ -type string "P62'
set_attribute ("F0UT<6>'} "pad_location* -type string ”P61”
set_attribute {"F0UT<7>'} “pad_location' -type string ”P60'
set_attribute {"F0UT<8>'} "pad_location' -type string "P59'
set_attribute {"F0UT<9>'} ”pad_location' -type string "P51'
set..attribute {"FOUT<10> } *pad_location’ -type string "P50
set..attribute {"F0UT<11> } "pad_location’ -type string "P49
set..attribute {*F0UT<12> } “pad_location' -type string "P48
set..attribute {"F0UT<13> } ”pad_location' -type string "P47
set..attribute {"F0UT<14> } "pad_location* -type string “P46
set..attribute {"F0UT<15> } *pad_location' -type string "P45
set..attribute {"F0UT<16> } "pad_location* -type string *P44
set..attribute {"F0UT<17> } "pad_location' -type string •P40
set..attribute {"F0UT<18> } "pad_location* -type string "P39
set..attribute {*F0UT<19> } *pad_location' -type string "P38
set..attribute {*FOUT<20> } "pad_location* -type string "P37
set..attribute {"F0UT<21> } *pad_location' -type string "P36
set..attribute {"F0UT<22> } "pad_location* -type string "P25
set..attribute ("FOUT<23> } "pad_location* -type string "P26
set..attribute ("F0UT<24> } "pad_location* -type string "P27
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set_attribute {HFOUT<25>'} "pad_location* -type string ”P28* 
set_attribute {*FOUT<26>”} ”pad_location' -type string "P29"
/* FIFO Control lines */
set_attribute {"WCLK*} "pad_location' -type string *P57*
set_attribute {'WENl'} ”pad_location* -type string *P56*
set_attribute {"WEN2'} 'pad_location' -type string “P58”
/* DSP signals */
set_attribute {"CDCLK'} "pad_location* -type string "P35’ 
set_attribute {"CDIN”} "pad_location” -type string “P71'
set_attribute {"SPARE2”} ”pad_location' -type string “P72”
D.2.2 Xilinx Scripts
Unlike in the first generation system, Xilinx has obsoleted their XACT software. They 
have release a new series o f tools for synthesizer integration called Alliance. The new 
Alliance tools operation on all FPGA platforms including the new Spartan and Virtex 
FPGAs. The command structure is more different than in XACT, but does offer more 
flexibility. For the second generation system, the Xilinx fields at the beginning of the 
bitstream must be removed prior to linking into the Windows DLL code. The bitstream 
contains some information at the beginning of the file describing the target FPGA, date, 
etc. This data must be removed up to the $FF preamble code; the Unix “tail” is used to do 
this. The final bitstream is named “fpga.bitstream”.
D.2.2.1 makefpga
#!/bin/sh
# Change the secondary buffer reference to a primary 





# execute all Alliance commands necessary to log file fpga.out 
dc2ncf fpga.dc | tee fpga.out
ngdbuild -p xc4010epc84-3 fpga.sxnf | tee -a fpga.out
map fpga | tee -a fpga.out
par fpga -w fpga fpga | tee -a fpga.out
tree fpga -e | tee -a fpga.out
bitgen -w fpga | tee -a fpga.out
# Remove Xilinx text fields from FPGA
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* 66 is for a 4 byte file length, must be adjusted
# if target is changed from "fpga* to something else 
tail +66c fpga.bit >! fpga.stream
D.2.3 Main VHDL Code 
D.2.3.1 interface.vhd









—  use package descriptions in DALSA package 
library DALSA;
use work.DALSA.all;
—  define system ports 
entity system is
port(CLK: in STD_LOGIC;
FOUT: out STD_LOGIC_VECTOR(26 downto 0); 
AD: in UNSIGNED(7 downto 0);













SPARE2: out STD_LOGIC ); 
end system;
architecture behaviour of system is
constant CYCLE1: STD_LOGIC := 'O'; 
constant CYCLE2: STD_LOGIC := '1';
—  define gluing signals 
signal tomdlpin: STD_LOGIC; 
signal tomdlbuf: STD_LOGIC; 
signal totdopin: STD_LOGIC; 
signal totdobuf: STD_LOGIC; 
signal totmspin: STD_LCGIC; 
signal totmsbuf: STD_LOGIC; 
signal fromtckpin: STD_LOGIC;
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signal fromtckbuf: STD_LOGIC; 
signal fromtdipin: STD_LOGIC; 
signal fromtdibuf: STD_LOGIC;
signal CDOUT: STD_LOGIC; 
signal FRS: STD_LOGIC; 
signal PAF: STD_LOGIC; 
signal PAE: STD_LOGIC;
signal CD_VAR0: UNSIGNED(7 downto 0);
signal CD_VAR1: UNSIGNED(7 downto 0);
signal CD_VAR2: UNSIGNED(7 downto 0);
signal CD_VAR3: UNSIGNED(7 downto 0);
signal CD_VAR4: UNSIGNED(7 downto 0);
signal CD_VAR5: UNSIGNED(7 downto 0);
signal CD_VAR6: UNSIGNED(7 downto 0) ;
signal CD_VAR7: UNSIGNED(7 downto 0);
signal CD_REGO: UNSIGNED(7 downto 0);
signal CD_EEGI: UNSIGNED(7 downto 0);
signal CD_BITRD: STD_LOGIC_VECTOR(15 downto 0);
signal CD_BITRA: STD_LOGIC_VECTOR(3 downto 0);
signal R_RESET: STD_LOGIC;
signal PR_PUSH: STD_LOGIC;
signal PR_OUTDATA: STD_LOGIC_VECTOR(26 downto 0) ;




—  Instantiate special FPGA components
xMDlBUF: OBUF port map ( I - > tomdlbuf , 0 => tomdlpin ) ; 
xMDlPIN: MD1 port map ( O => tomdlpin ) ; 
tomdlbuf <= CDOUT;
xTDOBUF: OBUF port map ( I => totdobuf , 0 => totdopin ) ; 
xTDOPIN: TDO port map ( O => totdopin ) ; 
totdobuf <= FRS;
xTCKPIN: TCK port map ( I => fromtckpin ) ;
xTCKBUF: IBUF port map ( I => fromtckpin , 0 => fromtckbuf ) ; 
PAF <= fromtckbuf;
xTDIPIN: TDI port map ( I => fromtdipin ) ;





—  Instamtiate sub-sys components with connectivity 
s_reset: reset port map ( CLK => CLK, RESET => R_RESET ) ;
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s_£ifo: fifo port map ( CLK => CLK, —  READ => CD_REGO(l),
RESETFIFO => CD_REGO(0), WRITE => PR_PUSH, DATAIN => PRJOUTDATA,
DATAOUT => FOOT, WEN1 => WEN1, WEN2 => WEN2, WCLK => WCLK,
RS => FRS, RESET => R_RESET );
s_processor: processor port map (CLK => CLK, RESET => R_RESET, AD => AD,
BD => BD, LVAL => LVAL, PVAL => STRB, OOTDATA => PRJOOTDATA,
PUSH => PR_PUSH, CAPTUREON => CD_REGO(2), OKTOPUSH => PAF,
BITRD => CD_BITRD, BITRA => CD_BITRA,
VARO => CD_VAR0, VAR1 => CD_VAR1, VAR2 => CD_VAR2, VAR3 => CD_VAR3,
VAR4 => CD_VAR4, VARS => CD_VAR5, VAR6 => CD_VAR6, VAR7 => CD_VAR7 );
s_camerasig: camerasig port map (CLK => CLK, DEXSYNCIN => DEXSYNCIN, 
DEXSYNCOOT => DEXSYNCOOT, DPRINOOT => DPRINOOT);
s_con*ndata: corrandata port map (CDCLK => CDCLK, CDIN => CDIN, CDOOT => CDOOT, 
RESET => R_RESET, BITRD => CD_BITRD, BITRA => CD_BITRA,
VARO => CD_VAR0, VAR1 => CD_VARI, VAR2 => CD_VAR2, VAR3 => CD_VAR3,
VAR4 => CD_VAR4, VAR5 => CD_VAR5, VAR6 => CD_VAR6, VAR7 => CD_VAR7,
REGO => CD_REGO, REGI => CD_REGI );
—  use this for register loop back tests
REGO => CD_REGO, REGI => CD_REGO );
end behaviour;
—  use this for debugging with vhdldbx 
configuration system_config of system is
for behaviour
for s_reset: reset use entity DALSA.reset(behaviour); 
end for;
for s_fifo: fifo use entity DALSA.fifo(behaviour); 
end for;
for s_processor: processor use entity DALSA.processor(behaviour) ; 
end for;
for s_camerasig: camerasig use entity DALSA.camerasig (behaviour) ; 
end for;














—  define slII components into a single package 
package DALSA is
—  special XC4000 ports
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component MDO
port(I: out STD_LOGIC ); 
end component;
component MD1
port(0: in STD_L0GIC ); 
end component;
component MD2
port(I: out STD_LOGIC ); 
end component;
component TCK
port(I: out STD_LOGIC ); 
end component;
component TDI
port(I: out STD_LOGIC ); 
end component;
component TMS
port(I: out STD_LOGIC ); 
end component;
component TDO








0: out STD_LQGIC ); 
end component;




AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_L0GIC;
PVAL: in STD_L0GIC;
BITRD: in STD_L0GIC_VECT0R(15 downto 0); 
BITRA: out STD_LOGIC_VECTOR(3 downco 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIOiED(7 downto 0) ;
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VAR5: in UNSIGNED(7 downto 0);
VAR6: in UNSIOIED(7 downto 0) ;
VAR7: in UNSI(3IED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0); 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
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BITRD: out STD_LOGIC_VECTOR(15 downto 0); 
BITRA: in STD_LOGIC_VECTOR(3 downto 0); 
VARO: out UNSIGNED(7 downto 0);
VAR1: out UNSIGNED(7 downto 0);
VAR2: out UNSIGNED(7 downto 0);
VAR3: out UNSIGNED(7 downto 0);
VAR4: out UNSIGNED(7 downto 0);
VAR5: out UNSIGNED(7 downto 0);
VAR6: out UNSIGNED(7 downto 0) ;
VAR7: out UNSIGNED(7 downto 0);
REGO: out UNSIGNED(7 downto 0);






DATAIN: in STD_LOGIC_VECTOR(26 downto 0); 


















—  define sub-system ports 
entity reset is
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port(CLK: in STD_LOGIC;
RESET: out STD_LOGIC ); 
end reset;
architecture behaviour of reset is




—  use a counter of 3
if (CLK'event and CLK='0') then
—  when counter reaches 3, set all asynchronous resets
if (COUNT='ll*) then 
RESET <= ‘1’; 
else
—  else increment 2 bit counter
COUNT <= COUNT + 1;






—  Include necessary libraries 
library IEEE,GTECH;
use IEEE.std_logic_1164.all; 
use IEEE.s td_logic_uns igned.all; 
use GTECH.GTECH_components.all;





DPRINOUT: out STD_LOGIC ); 
end camerasig;
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D.2.3.5 commdata.vhd













BITRD: out STD_LCGIC_VECT0R(15 downto 0);
BITRA: in STD_LOGIC_VECTOR(3 downto 0);
VARO: out UNSIGNED(7 downto 0);
VAR1: out UNSIGNED(7 downto 0);
VAR2: out UNSIGNED(7 downto 0);
VAR3: out UNSIGNED(7 downto 0);
VAR4: out UNSIGNED(7 downto 0);
VAR5: out UNSIGNED(7 downto 0);
VAR6: out UNSIGNED(7 downto 0);
VAR7: out UNSIGNED(7 downto 0);
REGO: out UNSIGNED(7 downto 0);
REGI: in UNSIGNED(7 downto 0) ); 
end commdata;
architecture behaviour of conmdata is













DPO: out STD_LOGIC ); 
end component;
—  create an array for the programmable parameters
type ranmemory is array(7 downto 0) of UNSIGNED(7 downto 0);
signal RXSTATE: STD_LOGIC_VECTOR(3 downto 0); 
signal RXBUF: UNSIGNED(12 downto 0); 
signal WXSTATE: STD_LOGIC_VECTOR(2 downto 0); 
signal WEXECUTE: STD_LOGIC; 
signal REXECUTE: STD_LOGIC; 
signal RAM: rammemory;
signal BITWADDR: STD_LOGIC_VECTOR(3 downto 0);
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signal BITWDATA: STD_L0GIC_VECT0R(15 downto 0); 
signal BITWE: STD_LOGIC;
begin
—  set ports to the paramater array
setting: process(RAM) 
begin
VARO <= RAM(O) ;
VAR1 <= RAM(l);
VAR2 <= RAM(2);






—  process an input serial stream from the controller
readin: process(RESET,CDCLK) 
begin




elsif (CDCLK'event and CDCLK='l') then
case RXSTATE is
when "0000" => —  start bit "must be 0"
if (CDIN = ’1') then 
RXSTATE <= "0000"; 
else
RXSTATE <= "0001"; 
end if;
WEXECTJTE <= '0';
when "0001" => —  bit 1
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= "0010";
WEXECTJTE <= ‘ 0 ’ ;
when *0010" => —  bit 2




when "0011* => —  bit 3
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when *0100' => —  bit 4




when *0101' => —  bit 5




when *0110' => —  bit 6




when ”0111" => —  bit 7
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= *1000";
WEXECTJTE <= ’ 0' ;
when ”1000" => —  bit 8
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= *1001";
WEXECTJTE <= '0' ;
when *1001' => —  bit 9
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= *1010';
WEXECTJTE <= • 0' ;
when *1010" => —  bit 10
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= *1011';
WEXECTJTE <= ’ 0' ;
when *1011" => —  bit 11
RXBUF(12 downto 1) <= RXBUFdl downto 0); 
RXBUF(O) <= CDIN;
RXSTATE <= *1100';
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WEXECUTE <= ' 0 ’;
when "1100' => —  bit 12




when *1101* => —  bit 13




when *1111* => —  stop bit must be "1*
if (CDIN='l') then 
WEXECUTE <= ‘1'; 
else








—  process register and ram operations
executing: process(RESET,CDCLK) 
begin
—  handle reset
if (RESET='0') then
REXECUTE <= ‘O'; 
elsif (CDCLK'event and CDCLK='l') then
—  write event
if (WEXECUTE = ’!') then
if (RXBUF(12) = *1') then —  write operation 
if (RXBUFdl) = *1') then —  to ram space 
if (RXBUF(10) = '0') then 
case RXBUF (9 downto 8) is
when *11* => —  set address and write to RAM
BITWADDR <= CONV_STD_LOGIC_VECTOR (RXBUF (3 downto
0 ) , 4 ) ;
BITWE <= ‘1'; 
when others => —  do nothing 
REGO <= RXBUF(7 downto 0); 
BITWE <= ‘O'; 
end case;
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else
BITWE <= 'O'; —  do not write to registers 
case RXBUF(9 downto 8) is
when "00' | *10' => —  set low ram data
BITWDATA(7 downto 0) <= CONV_STD_LOGIC_VECTOR(RXBUF(7
downto 0), 8);
when *01' | *11' => —  set high ram data 






else —  to register space
BITWE <= ’O'; —  do not write to RAM
RAM (CONV_ItfTEGER (RXBUF (10 downto 8))) <= RXBUF(7 downto 0); —  
write to address with data 
end if;
REXECUTE <= ’0'; 
else —  read operation
—  exclude to optimize out RAM if it is not needed
BITWE <= ‘ 0 ’;
if (RXBUFdl) = ’1') then —  from algorithm maybe if it has 
anything to say
WXBUF <= REGI; 
else —  from register space
WXBUF <= RAM(CONV_INTEGER<RXBUF(10 downto 8))); 
end if;
REXECUTE <= *1'; 
end if; 
else
—  no command, do nothing
BITWE <= '0';




—  send a serial data stream to the FPGA for read 
writeout: process(RESET,CDCLK)
begin
—  handle reset
if (RESET='0') then 
WXSTATE <= *000';
CDOUT <= '1';
elsif (CDCLK'event and CDCLK='l') then
—  send the bits
case WXSTATE is
when *000' => —  bit 1
if (REXECUTE = *0') then 
WXSTATE <= *000'; 
else
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WXSTATE <= *001'; 
end if;
CDOUT <= REGI(7);
when *001' => —  bit 2
CDOUT <= REGI(6);
WXSTATE <= "010";
when *010' => —  bit 3
CDOUT <= REGI(5);
WXSTATE <= *011';
when *011' => —  bit 4
CDOUT <= REGI(4);
WXSTATE <= ”100";
when *100' => —  bit 5
CDOUT <= REGI(3);
WXSTATE <= *101";
when *101' => —  bit 6
CDOUT <= REGI(2);
WXSTATE <= "110";
when *110" => —  bit 7
CDOUT <= REGItl);
WXSTATE <= *111";








—  Instantiate RAM components
xdramOO: RAMD port map ( D => BITWDATA(O), DPO => BITRD(O),
A0 => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRA0 => BITRA(O), DPRA1 => BITRA(1), DPRA2 => BITRA(2), DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE ) ;
xdramOl: RAMD port map ( D => BITWDATA(l), DPO => BITRD(1),
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AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(1), DPRA2 => BITRA(2), DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram02: RAMD port map ( D => BITWDATA(2), DPO => BITRD(2),
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l) , DPRA2 => BITRA(2) , DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram03: RAMD port map ( D => BITWDATA(3), DPO => BITRD(3) ,
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA(2), DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram04: RAMD port map ( D => BITWDATA(4), DPO => BITRD(4),
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA! 0) , DPRAl => BITRA! 1) , DPRA2 => BITRA(2) , DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram05: RAMD port map ( D => BITWDATA(5), DPO => BITRD(5),
AO => BITWADDR(0), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA(2), DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram06: RAMD port map ( D => BITWDATA(6), DPO => BITRD(6),
AO => BITWADDR!0) , A1 => BITWADDR(1) , A2 => BITWADDR(2) , A3 => 
BITWADDR!3) ,
DPRAO => BITRA(O), DPRAl => BITRA! 1) , DPRA2 => BITRA(2) , DPRA3 => 
BITRA! 3),
WCLK => CDCLK, WE => BITWE ) ;
xdram07: RAMD port map ( D => BITWDATA17), DPO => BITRD(7),
AO => BITWADDR(O), A1 => BITWADDR{1) , A2 => BITWADDR(2), A3 => 
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1) , DPRA2 => BITRA(2), DPRA3 => 
BITRA(3) ,
WCLK => CDCLK, WE => BITWE ) ;
xdram08: RAMD port map ( D => BITWDATAO), DPO => BITRD(8),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA! 1), DPRA2 => BITRA{2) , DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE ) ;
xdram09: RAMD port map ( D => BITWDATAO), DPO => BITRD(9),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 => 
BITWADDR!3) ,
DPRAO => BITRA{0), DPRAl => BITRA! 1), DPRA2 => BITRAC2), DPRA3 =>
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BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramlO: RAMD port map ( D => BITWDATA(IO), DPO => BITRD(10),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2) , A3 => 
BITWADDR13),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA12), DPRA3 => 
BITRA(3) ,
WCLK => CDCLK, WE => BITWE );
xdramll: RAMD port map ( D => BITWDATA(ll), DPO => BITRD(11),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 => 
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1) , DPRA2 => BITRA(2) , DPRA3 => 
BITRA!3) ,
WCLK => CDCLK, WE => BITWE );
xdraml2: RAMD port map ( D => BITWDATA(12), DPO => BITRD(12),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 => 
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA!1), DPRA2 => BITRA(2), DPRA3 => 
BITRA!3),
WCLK => CDCLK, WE => BITWE );
xdraml3: RAMD port map ( D => BITWDATA(13), DPO => BITRDI13),
AO => BITWADDR!0) , A1 => BITWADDR(1) , A2 => BITWADDR12) , A3 => 
BITWADDR13) ,
DPRAO => BITRA(O), DPRAl => BITRA! 1), DPRA2 => BITRA12), DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdraml4: RAMD port map ( D => BITWDATA(14), DPO => BITRD (14) ,
AO => BITWADDR(O), A1 => BITWADDR!1), A2 => BITWADDR(2), A3 => 
BITWADDR!3) ,
DPRAO => BITRA(O) , DPRAl => BITRA(1) , DPRA2 => BITRA(2) , DPRA3 => 
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramlS: RAMD port map ( D => BITWDATA(15), DPO => BITRD (15),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 => 
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1), DPRA2 => BITRA12), DPRA3 => 
BITRAI3),
WCLK => CDCLK, WE => BITWE ) ;
end behaviour,-
D.2.3.6 fifo.vhd
—  Include necessary libraries 
library IEEE,GTECH;
use IEEE.s td_logic_1164.all; 
use IEEE. std_logic_unsigned.all; 
use GTECH.GTECH_components.all;
—  define sub-system ports 
entity fifo is
port(CLK: in STD_LOGIC; 
RESETFIFO: in STD_LOGIC;
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WRITE: in STD_LOGIC;
DATAIN: in STD_LOGIC_VECTOR(26 downto 0) ;





RESET: in STD_LOGIC ); 
end fifo;
architecture behaviour of fifo is
—  define an array for almost flag values 
subtype RS_WORD is STD_L0GIC_VECT0R(7 downto 0); 
subtype RS_RANGE is INTEGER range 0 to 3;
type RS.TEMPLATE is array (0 to RS_RANGE'high) of RS_WORD;
constant RS_TABLE: RS_TEMPLATE := (
“00000000" , * 10000000" , "00001000" , *00100000"
) ;
signal DATA1: STD_LOGIC_VECTOR(25 downto 0); 
signal DATA2: STD_LOGIC_VECTOR(26 downto 0) ; 
signal HOLD: STD_LOGIC_VECTOR(26 downto 0); 
signal STATE: STD_LOGIC_VECTOR(2 downto 0); 
signal INITS: STD_LOGIC_VECTOR(7 downto 0); 
signal RSLINES: STD_L0GIC; 









—  on system reset do nothing to FIFO
if (RESET = '0') then
RS <= '1';
RSLINES <= 'O';
STATE <= (others => ‘O');
WEN1 <= '1';
WEN2 <= '1';
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if (RESETFIFO='1' and LRESET='0') then
—  reset FIFO, assert reset line (stage 1)
RS <= '0';
RSLINES <= ’ 1';
STATE <= "001";
WEN1 <= *1';
WEN2 <= 'O'; 
else




WEN1 <= not WRITE;
WEN2 <= * 1';
HOLD <= DATAIN; 
end if;
when ”001’ =>
























—  reset FIFO, program almost empty MSB (stage 5)
INITS <= RS_TABLE(0);
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—  when in FIFO reset mode, use tristates to multiplex reset data
linecontrol process (RSLINES, STATE, HOLD, INITS) 
begin
if (RSLINES = ‘1') then
DATA1 <= INITS & ‘O' & INITS & ‘O' & INITS & ‘O';
DATA2 <= (others => ‘Z'); 
else
DATA1 <= (others => ’Z');
DATA2 <= HOLD; 
end if;
end process;
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D.2.4 Video Processor VHDL Code 
D.2.4.1 focus.vhd









AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0) ; 
3ITRA: out STD_LOGIC_VECTOR(3 downto 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VAR5: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0); 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC ); 
end processor;
architecture behaviour of processor is 
signal FIRSTPIXEL: STD_LOGIC; 
signal PROCLINE: STD_LOGIC; 
signal LVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC; 
signal TOBESYNCED: STD_IOGIC; 
signal CURRENT: UNSIGNED(7 downto 0); 
signal COUNTER: UNSIGNED(10 downto 0}; 
signal TEMPO: UNSIGNED(10 downto 0);
- ^ • < 1  m C M O l  • r iM C T /-JM C T >  1 1 A  .
signal INDEX: STD_LOGIC_VECTOR(1 downto 0); 
begin
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—  convert programmable parameters into something we can use 
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
—  stabalize camera inputs 
camera_procl: process begin 






wait until CLK'event and CLK='0';
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(25 downto 24) <= (others => ’O');
—  set sync line
OUTDATA(26) <= TOBESYNCED;
—  when line is valid
if (LVALSIG='1') then
—  initialize variable on first pixel




TOBESYNCED <= ’ 0';
FIRSTPIXEL <= ’O';
else
—  increment pixel counter
COUNTER <= COUNTER + 1;
—  check for range for focus
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then
FIRSTPIXEL <= ’O';
PROCLINE <= ’1';
—  figure out which of 3 8-bit sections to write to
case INDEX is 
when "00* =>
OOTDATA(23 downto 16) <= 
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= “01*;
PUSH <= ’O'; 
when *01* =>
OUTDATAU5 downto 8) <=
CONV_STD_LOGIC J/ECTOR(CURRENT,8);
INDEX <= *10*;
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PUSH <= '0'; 
when "10“ =>
0UTDATA(7 downto 0) <= 
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= *00';
—  on the last one, write the 27-bit data to the FIFO
PUSH <= '1';











—  If we didn't write all the data, do it now
if ( (not (INDEX = *00')) and TOBESYNCED='0' ) then 
PUSH <= '1'; 
else
PUSH <= 'O'; 
end if;





COUNTER <= (others => '0');
end if; 
else
—  nothing to be done, don’t write
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AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in STD_L0GIC;
PVAL: in STD_L0GIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: in UNSIOJED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0)
VAR2: in UNSIGNED(7 downto 0)
VAR3: in UNSIGNED(7 downto 0)
VAR4: in UNSIGNED(7 downto 0)
VAR5: in UNSIGNED(7 downto 0)
VAR6: in UNSIGNED(7 downto 0)
VAR7: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC ); 
end processor;
architecture behaviour of processor is 






signal CURRENT: UNSIGNED(7 downto 0) ;
signal COUNTER: UNSIGNED(10 downto 0);
signal TEMPO: UNSIGNED(10 downto 0);
signal TEMPI: UNSIGNED(10 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);
begin
—  convert programmable parameters into something we can use 
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) i VAR1;
—  stabalize camera inputs
camera_procl: process begin






wait until CLK'event and CLK='O';
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='l') then
OUTDATA(25 downto 24) <= (others => '0');
—  set sync line
OUTDATA(26) <= TOBESYNCED;
—  when line is valid
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if (LVALSIG='1'1 then
—  initialize variable on first pixel







—  increment pixel counter
COUNTER <= COUNTER + 1;
—  check for range for lineup
if ( COUNTER < TEMPO or COUNTER > TEMPI ) then
FIRSTPIXEL <= ’O’;
PROCLINE <= '1';
—  figure out which of 3 8-bit sections to write to
case INDEX is 
when ”00’ =>
OUTDATA(23 downto 16) <= 
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= ”01';
PUSH <= ’O'; 
when "01" =>
OUTDATA(15 downto 8) <= 
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= ”10";
PUSH <= ‘O'; 
when “10" =>
OUTDATAI7 downto 0) <=
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= ”00";
—  on the last one, write the 27-bit data to the FIFO
PUSH <= ’1';











—  If we didn't write all the data, do it now
if ( (not (INDEX = *00*)) and TOBESYNCED='0' ) then
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PUSH <= '1'; 
else
PUSH <= 'O'; 
end if;
—  get ready for next line
INDEX <= "00";
TOBESYNCED <= '1'; 
FIRSTPIXEL <= ’1';
PROCLINE <= '1';
COUNTER <= (others => •0');
end if; 
else
—  nothing to be done, don't write














AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0); 
BITRA: out STD_LOGIC_VECTOR(3 downto 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VARS: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0); 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC ); 
end processor;
architecture behaviour of processor is 
signal FIRSTPIXEL: STD_LOGIC; 
signal PROCLINE: STD_LOGIC; 
signal LVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC;
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signal TOBESYNCED: STD_LOGIC;
signal CURRENT: UNSIGNED(7 downto 0) ;
signal DATA: STD_LOGIC_VECTOR(7 downto 0);
signal PUSHED: STD_LOGICJ/ECTOR(17 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);








signal COUNTER: UNSIGNED(10 downto 0);
signal TEMPO: UNSIGNED(10 downto 0);
signal TEMPI: UNSIGNED(10 downto 0);
begin
—  convert programmable parameters into something we can use 
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
—  stabalize camera inputs 
camera_procl: process begin 




end process camera_procl ;
camera_proc2: process begin
wait until CLK'event and CLK='0';
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
—  when line is valid
if (LVALSIG='l') then
TOBESYNCED <= ‘1’;
—  initialize variable on first pixel










—  increment pixel counter
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COUNTER <= COUNTER + 1;
—  check for range
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then 
CPROC <= '1';
if ( (CURRENT <= VAR3) or (CURRENT >= VAR4) ) then
—  defect pixel
DATA <= CONV_STD_LOGIC_VECTOR(CURRENT, 8) ;
CCOMP <= 'O';
else
—  non-defect pixel
CCOMP <= '1'; 
end if; 
else







—  process end of line if necessary
if ( TOBESYNCED='1' and PROCLINE='1' ) then 
CPROC <= ’1’; 
else
CPROC <= ’O'; 
end if;









CEND <= >0’; 
end if;
end process camera_proc2;
—  Perform simple RLE compression 
camera_proc3: process
variable CASEVAR: STD_LOGIC_VECTOR(2 downto 0);
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begin
wait until CLK'event and CLK='0';
CASEVAR := CCOMP & CLCCMP Sc CEND;
—  do it on data to be processed 
if (CPR0C='1'1 then
case CASEVAR is
when "Oil* | "111* => —  end of line, send sync and last repeat
PUSHED <= ’1' Sc “00000000* & ’1' & COUNT;
WIDE <= '1';
CPUSH <= ‘1’ ;
CLCOMP <= '0' ;
when "001* | "101* => —  end of line, send sync




when “110" => —  repeat data, increment counter, dump if overflow
if (COUOT=”llllllll-) then




COUNT <= "00000001”; 
else
COUNT <= COUNT + 1;
WIDE <= ’0';
CPUSH <= ’O';
CLCOMP <= '1'; 
end if;





when "010* => —  send luminance and repeat of last value




when *000* => —  send luminance only
PUSHED(8 downto 0) <= *0’ Sc DATA;
WIDE <= '0’;
CFUSH <= '!';
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CLCOMP <= 'O'; 




CPUSH <= '0'; 
end if; 
end process camera_proc3;
—  Dump RLE block to FIFO 
camera_proc4: process begin
wait until CLK'event and CLK='0';
—  Push 16 bit values in 2 cycles
if (CPUSH='1' or CC0NT='1') then
if (CPUSH='1' and WIDE='1') then 
CCONT <= ’1'; 
else
CCONT <= '0' ; 
end if;
if (CCONT = '1') then
—  second cycle (luminance or sync)
case INDEX is 
when “00” =>
OUTDATA(23 downto 16) <= PUSHED(16 downto 9); 
OUTDATA(26) <= PUSHED(17); 
when "01" =>
OUTDATAU5 downto 8) <= PUSHED(16 downto 9); 
OUTDATA(25) <= PUSHED(17); 
when "10” =>
0UTDATA(7 downto 0) <= PUSHED(16 downto 9); 





—  first cycle (repeat)
case INDEX is 
when *00' =>
OOTDATA(23 downto 16) <= PUSHED(7 downto 0); 
OUTDATA(26) <= PUSHED(8); 
when *01' =>
OUTDATA(15 downto 8) <= PUSHED(7 downto 0); 
OUTDATA(25) <= PUSHED(8); 
when *10' =>
OUTDATA(7 downto 0) <= PUSHED(7 downto 0); 
OUTDATA(24) <= PUSHED(8); 
when others =>
NULL;
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—  update index pointer and push data if on last one
case INDEX is 
when "00” =>
INDEX <= *01*;
PUSH <= ’0'; 
when *01* =>
INDEX <= *10*;
PUSH <= -0' ; 
when *10' =>
INDEX <= *00”;
PUSH <= ’1'; 
when others =>
INDEX <= ”00*;
PUSH <= ’O'; 
end case;
else















AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LGGIC_VECIOR(15 downto 0) ; 
BITRA: out STD_LOGIC_VECTOR(3 downto 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VARS: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0); 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
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OKTOPUSH: in STD_LOGIC !; 
end processor;







signal CURRENT: UNSIGNED(7 downto 0);
signal DATA: STD_LOGIC_VECTOR(7 downto 0);
signal PUSHED: STD_LOGIC_VECTOR(17 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);








signal COUNTER: UNSIGNED(10 downto 0);
signal BACKVAL: UNSIGNED(7 downto 0); 
signal BACKHCOMP: UNSIGNED(7 downto 0); 
signal LOWC: UNSIGNED(3 downto 0); 
signal LOWCBW: UNSIGNED(3 downto 0); 
signal BACKHPROC: STD_LOGIC; 
signal THRES: UNSIGNED(4 downto 0);
signal TEMPO: UNSIGNED(10 downto 0); 
signal TEMPI: UNSIGNED(10 downto 0); 
begin
—  convert programmable parameters into something we can use 
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
THRES <= VAR3(4 downto 0) ;
LOWCBW <= VAR4(3 downto 0);
—  stabalize camera inputs 
camera_procl: process begin






wait until CLK'event and CLK='0'r
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='l') then
—  when line is valid
if (LVALSIG='l') then
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TOBESYNCED <= '1';
—  initialize variable on first pixel











—  increment pixel counter
COUNTER <= COUNTER + 1;
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then
FIRSTPIXEL <= ‘O';
CPROC <= ‘1';
—  check for range
if ( (CURRENT >= (BACKHCOMP+THRES)) or (CURRENT <= 
(BACKHCOMP-THRES)) ) then
—  defect pixel
DATA <= CONV_STD_LOGIC_VECTOR(CURRENT, 8) ;
CCOMP <= ‘O';
BACKHPROC <= ‘O' ;
else
—  non-defect pixel




—  nothing, not in rsinge





CCOMP <= ‘O'; 
CHID <= '1';
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—  process end of line if necessary
if ( TOBESYNCED='1' and PROCLINE='l' ) then 
CPROC <= ’1'; 
else
CPROC <= 'O'; 
end if;














—  Perform deltatracker calculations 
camera_backproc: process begin
wait until CLK'event and CLK='0';
if (BACKHPROC = '1') then
if (BACKVAL > BACKHCOMP) then 
if (LOWC = LOWCBW) then
LOWC <= (others => ’O'); 
if (not (BACKHCOMP = 255)) then
—  Increment background
BACKHCOMP <= BACKHCOMP + 1; 
end if; 
else
LOWC <= LOWC + 1; 
end if;
elsif (BACKVAL < BACKHCOMP) then 
if (LOWC = 0) then 
LOWC <= LOWCBW; 
if (not (BACKHCOMP = 0)) then
—  Decrement background
BACKHCOMP <= BACKHCOMP - 1; 
end if; 
else
LOWC <= LOWC - 1; 
end if; 
end if;
elsif (FIRSTPIXEL='l') then 
LCWC <= (others => '0');
BACKHCOMP <= BACKVAL; 
end if;
end process;
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—  Perform simple RLE compression 
camera_proc3: process
variable CASEVAR: STD_LOGIC_VECTOR(2 downto 0); 
begin
wait until CLK'event and CLK='0',- 
CASEVAR := CCOMP & CLCOMP & CEND;
—  do it on data to be processed
if (CPROC='1') then
case CASEVAR is
when *011* | "111* => —  end of line, send sync and last repeat




when "001” | "101* => —  end of line, send sync




when "110” => —  repeat data, increment counter, dump if overflow
if (COUOT=”11111111”) then




COUNT <= "00000001”; 
else
COUNT <= COUNT + 1;
WIDE <= ‘O';
CPUSH <= ‘0';
CLCOMP <= ‘1'; 
end if;





when *010* => —  send luminance and repeat of last value




when "000* => —  send luminance only
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—  Dump RLE block to FIFO 
camera_proc4: process begin
wait until CLK’event and CLK=’0’;
—  Push 16 bit values in 2 cycles
if (CPUSH=’l’ or CCONT=’l’) then
if (CPUSH=’l’ and WIDE=’1’) then 
CCONT <= ’1 ’ ; 
else
CCONT <= '0 ’ ; 
end if;
if (CCONT = '1') then
—  second cycle (luminance or sync)
case INDEX is 
when "00” =>
OUTDATA(23 downto 16) <= PUSHED(16 downto 9); 
OUTDATA(26) <= PUSHED(17) ; 
when "01” =>
0UTDATA(15 downto 8) <= PUSHED (16 downto 9) ; 
OUTDATA(25) <= PUSHED(17) ; 
when "10” =>
OUTDATA(7 downto 0) <= PUSHED(16 downto 9); 





—  first cycle (repeat)
case INDEX is 
when *00' =>
OUTDATA(23 downto 16) <= PUSHED(7 downto 0); 
OUTDATA(26) <= PUSHED(8) ; 
when *01' =>
OOTDATA(15 downto 8) <= PUSHED(7 downto 0); 
OUTDATA(25) <= PUSHED(8); 
when "10” =>
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0UTDATA(7 downto 0) <= PUSHED(7 downto 0); 





—  update index pointer and push data if on last one
case INDEX is 
when "00” =>
INDEX <= *01";
PUSH <= 'O'; 
when "01* =>
INDEX <= "10";
PUSH <= 'O'; 
when "10" =>
INDEX <= "00*;
PUSH <= '1'; 
when others =>
INDEX <= "00";
PUSH <= ’O'; 
end case;
else
—  do nothing to FIFO
PUSH <= ‘O';
end if; 
end process camera_proc4; 
end behaviour;
D.2.4.5 fuzzy.vhd





—  for simulation 
package ROMS is
—  declare a 16x16 ROM called ROM 
constant ROM_WIOTH: INTEGER := 16;
subtype ROMJNORD is STD_LOGIC_VECTOR (1 to ROM_WIDTH); 
subtype ROM_RANGE is INTEGER range 0 to 15; 
type ROM_TABLE is array (0 to 15) of ROM_WORD; 
constant ROM: ROM_TABLE := ROM_TABLE'(
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ROMJWORD' ("1111110101101011”)) ; 
end ROMS;
use work.ROMS.all; —  Entity that uses ROM





—  define sub-system ports 




AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO in UNSIGNED(7 downto 0)
VAR1 in UNSIGNED(7 downto 0)
VAR2 in UNSIGNED(7 downto 0)
VAR3 in UNSIGNED(7 downto 0)
VAR4 in UNSIGNED(7 downto 0)
VAR5 in UNSIGNED(7 downto 0)
VAR6 in UNSIGNED(7 downto 0)
VAR7 in UNSIGNED(7 downto 0)
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC ); 
end processor;
architecture behaviour of processor is 
signal PROCLINE: STD_LOGIC; 
signal LVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC; 
signal TOBESYNCED: STD_LOGIC; 
signal CURRENT: UNSI(2JED(7 downto 0) ; 
signal FIRSTCURRENT: STD_LOGIC;
signal COUNTER: UNSIGNED(10 downto 0); 
signal TEMPO: UNSIGNED(10 downto 0); 
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);
—  AVELINECURRENT is the average of gray levels in a line scanned by the camera
—  SUMLINEPIEXL is the summation of 1024 pixels in a line.
signal DIFFERENCE:SIGNED(8 downto 0);
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signal PRECURRENT:SIGNED(8 downto 0) :='001111111';
signal SUMLINECURRENT: UNSIGNED(17 downto 0) :='000000000000000000*;
signal THRESHOLD: UNSIGNED(4 downto 0) :='11001';
signal NUMJUMPS: UNSIGNED(3 downto 0) :='0000';
signal JUMPMOD: UNSIGNED(3 downto 0) :='0000';
signal JUMPFINAL: UNSIGNED(3 downto 0) -.='0000';
signal OUTROM: STD_LOGIC_VECTOR (15 downto 0);
signal FLAG: STD_LOGIC;
signal PHASE: STD_LOGIC_VECTOR(2 downto 0) ; 
signal AC_AVELINECURRENT: UNSIGNED(7 downto 0); 
signal AVELINECURRENT: UNSIGNED(7 downto 0) ; 
signal INCJUMP: STD_LOGIC; 
constant WINDOWSIZE: INTEGER := 63; 
constant WINDOWSIZE2: INTEGER := 32; 
signal WINDOWOFFSET: SIGNED(8 downto 0);
—  for simulation add:
—  signalBITRD: STD_LOGIC_VECTOR(15 downto 0);
—  signalBITRA: STD_LOGIC_VECTOR(3 downto 0);
-- signal CLK: STD_LOGIC : = '0\-
begin
—  for simulation add:
—  process (CLK)
begin
if (CLK='0') then
CLK <= ‘1’ after 50 ns; 
else
CLK <= ‘O' after 50 ns; 
end if;
—  end process;
—  BITRD <= ROM( CONV_INTEGER(BITRA));
—  convert programmable parameters into something we can use 
TEMPO <= "0” & VARK1 downto 0) & VARO;
THRESHOLD <= VAR2(4 downto 0);
WINDOWOFFSET <= CONV_SIGNED(VAR3, 9);
JUMPMOD <= VAR4(3 downto 0);
—  stabalize camera inputs 
camera_procl: process begin






wait until CLK'event and CLK='O’;
—  calculate number of jumps from previous comparison
if ( (DIFFERENCE >= THRESHOLD) and (NUMJUMPS < 15 ) and INCJUMP = ‘1')
then
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NUMJUMPS <= NUMJUMPS + 1; 
end if;
—  when pixel is valid
if (PVALSIG='0' and CAPTURE0N='1') Chen




—  when line is valid
if (LVALSIG='1') then 
PHASE <= “000*;
—  initialize variable on first pixel









—  increment pixel counter
COUNTER <= COUNTER + 1;
—  check for line range
if ( (COUNTER >= TEMPO) and (COUNTER <= (1023 + TEMPO)) ) then
FIRSTCURRENT <= 'O';
PROCLINE <= ’1';
—  Calculation of the average gray level of each line begins;
SUMLINECURRENT <= SUMLINECURRENT+CURRENT;
DIFFERENCE <= ABS (PRECURRENT-CURRENT);
INCJUMP <= *1';
PRECURRENT <= CONV.SIGNED(CURRENT,9);
—  figure out which of 3 8-bit sections to write to
case INDEX is 
when "00* =>
OUTDATA(23 downto 16) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= *01*;
PUSH <= 'O’; 
when *01* =>
OUTDATAdS downto 8) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= *10*;
PUSH <= '0'; 
when “10* =>
OUTDATA(7 downto 0) <=
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—  on the last one, write the 27-bit data to the FIFO
PUSH <= '1';
TOBESYNCED <= ’O';












—  calculate algorithm stuff in phases
case PHASE is
when "000” =>
—  Compute average
AVELINECURRENT <= CONVJJNSIGNED( ABS( CONVJJNSIGNED( 
SHR(SUMLINECURRENT,CONV_UNSIGNED(10,4)),8) - WINDOWOFFSET - WINDOWSIZE2 ) ,8); 
PHASE <= "001";
—  Adjust number of jumps
if ( NUMJUMPS > JUMPMOD) then
JUMPFINAL <= NUMJUMPS - JUMPMOD; 
else
JUMPFINAL <= ( others => '0' ); 
end if;
—  debug stuff
OUTDATAU5 downto 8) <=
CONV_STD_LOGIC_VECTOR(SUMLINECURRENT,18)(17 downto 10);
OUTDATA(23 downto 16) <= CONV_STD_LOGIC_VECTOR(NUMJUMPS,8); 
PUSH <= 'O';
when ”001' =>
—  Calculate RAM address
if (AVELINECURRENT >= WINDOWSIZE2 ) then
AC_AVELINECURRENT <= CONV_UNSIGNED(WINDOWSIZE2 - 1,8); 
else
AC_AVELINECURRENT <= AVELINECURRENT; 
end if;
—  Adjust number of jumps
if (JUMPFINAL > 7) then
JUMPFINAL <= CONV_UNSIGNED(7,4); 
end if;
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PHASE <= "101';
—  debug stuff
PUSH <= ‘O'; 
when *101* =>
—  Set RAM address lines
BITRA <= CONV_STD_LOGIC_VECTOR (AC_AVELINECURRENT,8)(3 downto
0);
PHASE <= *110';
—  debug stuff
OUTDATA(7 downto 4) <= 
CONVJ3TD_LOGICJ/ECTOR(AC_AVELINECURRENT,8) (3 downto 0) ;
PUSH <= ‘O';
when "110* =>





NUMJUMPS <= (others => ‘O');
—  debug stuff
OUTDATAI3 downto 0) <= CONV_STD_LOGICJ/ECTOR ( CONV_INTEGER ( 
CONV_STD_LOGIC_VECTOR(AC_AVELINECURRENT ,81(4) &
CONV_STD_LOGIC_VECTOR(JUMPFINAL,4)(2 downto 0)) ,4);





—  If we didn't write all the data, do it now
if ( (not (INDEX = *00*)) and TOBESYNCED='0' ) then 
PUSH <= ‘1'; 
else
PUSH <= ‘O'; 
end if;





COUNTER <= (others => ‘O');
SUMLINECURRENT <= (others => ‘O'); — End of processing averaging 




—  nothing to be done, don't write
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PUSH <= '0'; 
INCJUMP <= 'O’; 
end if;
end process camera_proc3 ;
end behaviour;
D.2.5 Test VHDL Code 
D.2.5.1 ramtest.vhd
The following code is a video processing model which pushes the RAM contents on to the 
FIFO. All camera luminance data is ignored.









AD: in UNSIGNED(7 downto 0) ;
BD: in UNSIGNED(7 downto 0) ;
LVAL: in STD_LOGIC;
PVAL: in STD_LCGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0); 
BITRA: out STD_LOGIC_VECTOR(3 downto 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VARS: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0) ; 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LCX3IC;
OKTOPUSH: in STD_L0GIC ) ; 
end processor;
architecture behaviour of processor is 
signed FIRSTPIXEL: STD_LOGIC; 
signal PROCLINE: STD_L0GIC; 
sigml LVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC; 
signal PVALSIG: STD_LOGIC; 
signal PRQCNEXT: STD_LOGIC; 
signal COUNTER: UNSIGNED(10 downto 0);
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signal ADDR: STD_LOGIC_VECTOR(3 downto 0); 
begin
camera_procl: process begin 
wait until CLK'event and CLK='0';




camera_proc3: process begin 
wait until CLK'event and CLK=’0';
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(26 downto 20) <= (others => ‘O');
—  when line is valid
if (LVALSIG='l') then
—  initialise variable on first pixel






—  use counter as a ram address reference
COUNTER <= COUNTER + 1;
—  set addresses for next cycle read
BITRA <= CONV_STD_LOGIC_VECTOR(COUNTER,11)(3 downto 0); 
ADDR <= CONV_STD_LOGIC_VECTOR(COUNTER,11)(3 downto 0); 
PROCNEXT <= ‘1'; 
if (PROCNEXT='l’) then
—  store data from RAM into FIFO
OUTDATA (15 downto 0) <= BITRD;
OUTDATA(19 downto 16) <= ADDR;
PUSH <= ‘1'; 
else






—  no pixel, we want to simulate the same data rate too
PUSH <= *0';
FIRSTPIXEL <= *1';
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PROCLINE <= ' 1' ;




—  nothing at all, no FIFO push 
PUSH <= 'O'; 
end if;
end process camera_proc3; 
end behaviour;
D.2.5.2 regtest.vhd
The following code is a video processing model which pushes the register contents on to 
the FIFO. All camera luminance data is ignored.









AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_LOGIC;
PVAL: in STD_L0GIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0); 
BITRA: out STD_LOGIC_VECTOR(3 downto 0); 
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VAR5: in UNSIGNED(7 downto 0) ;
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(2S downto 0); 
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC ); 
end processor;
eirchitecture behaviour of processor is 
signal FIRSTPIXEL: STD_LOGIC; 
signal PROCLINE: STD_L0GIC; 
signai LVALSIG: STD_LOGIC; 
signal NEWLVALSIG: STD_LOGIC;
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signal INDEX: STD_LOGIC_VECTOR(l downto 0) ;
begin
camera_procl: process begin 
wait until CLK'event and CLK='0';




camera_proc3: process begin 
wait until CLK'event and CLK='0';
—  when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(25 downto 24) <= (others => '0');
OUTDATA(26) <= TOBESYNCED;
—  when line is valid
if (LVALSIG='1') then
—  initialize variable on first pixel








PROCLINE <= 'I' ;
—  figure out which of 3 8-bit sections to write to
case INDEX is 
when "00" =>
OUTDATA(23 downto 16) <= CONV_STD_LOGIC_VECTOR(VARO,8); 
INDEX <= "01*;
PUSH <= ‘O'; 
when "01" =>
OUTDATAU5 downto 8) <= CONV_STD_LOGIC_VECTOR(VARl,8) ; 
INDEX <= "10";
PUSH <= 'O’; 
when *10* =>
OUTDATA(7 downto 0) <= CONV_STD_LOGIC_VECTOR(VAR2,8) ; 
INDEX <= *00*;
—  on the last one, write the 27-bit data to the FIFO
PUSH <= '1';
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end if; 
else
—  If we didn't write all the data, do it now
if ( (not (INDEX = "00')) and TOBESYNCED='0' ) then 
PUSH <= '1'; 
else
PUSH <= ‘O'; 
end if;







—  nothing to be done, don't write
PUSH <= ‘O’; 
end if;
end process camera_proc3 ,- 
end behaviour;
D.2.5.3 fifolest.vhd
The following code is the whole complete FPGA module. No linking is required. This is 
used to test the FIFO push commands.
—  Include necessary libraries 
library IEEE.GTECH;
use IEEE.std_logic_1164.all; 




—  define system ports 
entity test is
port(CLK: in STD_LOGIC;
FOUT: out STD_LOGIC_VECTOR(26 downto 0); 
WEN1: out STD_LOGIC;
WEN2: out STD_LOGIC;
WCLK: out STD_L0GIC ); 
end test;
architecture behaviour of test is
—  define special Xiiinx XC4000 components 
component MD0
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port(I: out STD_LOGIC ); 
end component;
component MD1
porttO: in STD_LOGIC ); 
end component;
component MD2
port(I: out STD_LOGIC ); 
end component;
component TCK
port(I: out STD_LOGIC ); 
end component;
component TDI
port(I: out STD_LOGIC ); 
end component;
component TMS
port(I: out STD_LOGIC ); 
end component;
component TDO




0: out STD_LOGIC ); 
end component;
component OBUF
port(I: in STD_LOGIC; 
0: out STD_LOGIC ); 
end component;
constant CYCLE1: STD_LOGIC 
constant CYCLE2: STD_LOGIC
signal tomdlpin: STD_LOGIC 
signal tomdlbuf: STD_LOGIC 
signal totdopin: STD_LOGIC 
signal totdobuf: STD_LOGIC 
signal fromtckpin: STD_LOGIC 
signal fromtckbuf: STD_LOGIC 
signal fromtdipin: STD_LOGIC 
signal fromtdibuf: STD_LOGIC
signal CDOUT: STD_LOGIC; 
signal FRS: STD_LOGIC; 
signal PAF: STD_LOGIC; 
signal PAE: STD_LOGIC;
signal GO: STD_LOGIC;
signal Cl: STD_LOGIC_VECTOR(15 downto 0); 
begin
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—  Instantiate special components
xMDlBUF: OBUF port map ( I => tomdlbuf , 0 => tomdlpin ); 
xMDlPIN: MD1 port map ( 0 => tomdlpin ); 
tomdlbuf <= CDOUT;
xTDOBUF: OBUF port map ( I => totdobuf , 0 => totdopin ); 
xTDOPIN: TDO port map ( 0 => totdopin ); 
totdobuf <= FRS;
xTCKPIN: TCK port map ( I => fromtckpin );
xTCKBUF: IBUF port map ( I => fromtckpin , 0 => fromtckbuf ); 
PAF <= fromtckbuf;
xTDIPIN: TDI port map ( I => fromtdipin );
xTDIBUF: IBUF port map ( I => fromtdipin , 0 => fromtdibuf ); 
PAE <= fromtdibuf;
—  Set write clock 
WCLK <= CLK;
—  Let Synopsys do the state machines since we do not have any




wait until CLK'event and CLK='0';
FRS<=' 0 ’ ;
WEN1<='1';
WEN2<='1';
Cl <= (others => ’O');
FOUT <= (others => ‘O');
—  reset




Cl <= (others => ’O');
FOUT <= (others => ’O’);
—  reset




Cl <= (others => ’O');
FOUT <= (others => ’O');
—  nothing
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C l  <= (others => ’O');
FOOT <= (others => ’O');
—  write
loop
wait until CLK'event and CLK='0';
FOOT <= (not Cl(10 downto 0)) & Cl; 
if (PAF='l') then




Cl <= Cl + 1; 
else
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D.3 CPLD1 Hardware Description
D.3.1 Synopsys Scripts 
D.3.1.1 main.scr
/* read in vhdl code */ 
read -f vhdl main.vhd
/* Use either DSPCLK as source, or use loop through to CLKLPIN 
/* create_clock -name "DSPCLK' -period 30 -waveform { "O' *15' } 
create_clock -name "CLKLPIN’ -period 30 -waveform { "O' "15' ) {
/* compile to target, low effect acceptable */ 
compile -map_effort low
set_pad_type -no_cloc!c **'
/* Use either DSPCLK as source, or use loop through to CLKLPIN 






write -format xnf -hierarchy -output main.sxnf 
write_script > main.dc 
sh dc2ncf main.dc 
sh cpld -p 9536-5VQ44 main.sxnf
D.3.1.2 mainpins.scr
set_attribute {"GSR'} *pad_location' -type string "P33' 
set_attribute {"RSIN’} "pad_location" -type string "P28' 
set_attribute {"RSOUT'} "pad_location' -type string "P40"
set_attribute {"DSPCLK'} "pad_location* -type string "P44' 
set_attribute {"CLKLPIN'} "pad_location* -type string “P43' 
set_attribute {"CLKLPOUT'} "pad_location* -type string "P42'
set_attribute {"DSPRW'} "pad_location“ -type string *P36'
set_attribute {"DSPIS'} "pad_location* -type string *P34'
set_attribute {"DSPAL'} "pad_location' -type string *P39*
set_attribute {"DSPAH<0>'} "pad_location* -type string *P37' 
set_attribute {*DSPAH<1>'} "pad_location* -type string "P38*
set_attribute {"TSBINT*} "pad_location* -type string *P32* 
set_attribute {"TSBCA'} *pad_location' -type string *P31' 
set_attribute {"FTSBCS'} *pad_location' -type string *P30'
{ "DSPCLK' ) */ 
"CLKLPIN” }
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set_attribute {“TSBCLK'} "pad_location” -type string "P29*
set_attribute {"DSPINT"} "pad_location* -type string "P12'
set_attribute {“DSPREADY"} "pad_location” -type string "P27* 
set_attribute C"DSPWE"} "pad_location" -type string *P13'
set_attribute ("DSPDS") "pad_location* -type string ”P21*
set_attribute {"DSPPS"} "pad_location* -type string “P22'
set_attribute {"DSPBR"} "pad_location* -type string ”P23*
set_attribute CTRISELA'} "pad_location" -type string "P14* 
set_attribute {"TRIOEA'} "pad_location’ -type string 'P16' 
set_attribute ("TRIOEBC") ’'pad_location' -type string *P18* 
set_attribute C"TRICLK*} "pad_location* -type string *P19' 
set_attribute {“TRICLKEN"} "pad_location” -type string “P20”
set_attribute ("SRAMOE”} ”pad_location* -type string “P8”
set_attribute {"SRAMWE'} "pacLlocation' -type string *P7*
set_attribute {"EEPROE") "pad_location’ -type string *P5*
set_attribute ("EEPRWE”) "pacLlocation' -type string "P6*
set_attribute {"FIFOCLK”} "pad_location” -type string "P3* 
set_attribute {“FXFOEN”} ”pad_location* -type string "P2”
set_attribute {“FIFOOE”} ”pad_location* -type string "PI”
D.3.2 VHDL Code
The 16-to-32 bit bus converter and be implemented using the SN74ABTH32316 (see 
Figure 3.15 on page 58) by setting LEA, LEB & LEC to low (set latches to edge 
triggered), SELB & SELC to high (potential input to B latch is A, and C latch is B), set 
CLKENA to CLKENB & CLKENC (referred to as CLKEN), set CLKA to CLKB & 
CLKC (referred to as CLK), the DSP bus to port A, the LOW 32-bit bus to C and the 
HIGH 32-bit bus to B. Under a write condition, OEB and OEC are set low, OEA is set 
high and the DSP places the low 16-bits data on port A. The data on port A is latched (set 
CLKEN and CLK appropriately) where it is then driving port B. The DSP then places the 
high 16-bit data on port A where the data is latched again. The data from port B is latched 
and is driving port C and the data from port A is latched and is driving port B. At this point 
the low data placed on port A is now on C (LOW) and the high data places on A is now on 
B (HIGH). A read from the 32-bit is similar by reversing the data flow and setting OEB 
and OEC high and OEA low. The data on port B and C is latched, and C (LOW) is driving 
port A which is read by the DSP. OEB and OEC are then set low where then port B 
(HIGH) is then driving C. The data is latched again where data on B is moved to C which 
is driving A where the DSP reads it.
Second Generation System Software Code CPLD I Hardware Description 438
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f Windsor
D.3.2.1 main.vhd
—  Include necessary libraries 
library IKKE.GTECH;
use IEEE.std_logic_1164.all; 
use IEEE. std_logic_unsigned. all; 
use GTECH.GTECH_coniponents.all;



















—  TRISELB = 1 (A)
—  TRISELC = 1 (B)
—  TRILEA,TRILEB,TRILEC = 0
—  TRICLKA,TRICLKB,TRICLKC = TRICLK








—  TSBRW = DSPRW 
TSBINT: in STD_LOGIC;







EEPRWE: out STD_LOGIC );
end cpld_main;
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architecture behaviour of cpldjnain. is 
constant CYCLE1: STD_LOGIC := 'O'; 
constant CYCLE2: STD_LOGIC := *1'; 
signal CLK: STD_LOGIC; 
signal LASTFIFO: STD_LOGIC; 
signal iTSBCA: STD_L0GIC;
signal DSP_STATE: STD_L0GIC_VECT0R(2 downto 0); 
signal RCOUNT: STD_LOGIC_VECTOR(8 downto 0); 
signal iTSBINT: STD_LOGIC;
signal DSPINT_STATE: STD_LOGIC_VECTOR(2 downto 0);
—  signal TSBCASIG: STD_LOGIC; 
begin
—  note the use of many processes
—  this is to make simulation easier
—  depends if we used the skewed clock or the direct clock
—  CLK <= DSPCLK;
CLK <= CLKLPIN;
set_tsbint: process(GSR, CLK) 
begin
—  under reset, make sure there is not interrupt to the DSP set
if (GSR = '0') then 
iTSBINT <= 11'; 
elsif (CLK'event and CLK='l') then 





—  under reset, make sure there is no interrupt to the DSP set 
if (GSR = ’0') then
dspimt <= ’I',-
DSPINTJSTATE <= “000”; 
elsif (CLK'event and CLK='0') then
—  when an interrupr occurs, the DSP’s INT line must be pulsed
—  for continuous interrupts
case DSPINTJSTATE is 
when "000* =>
—  interrupt, set low (stage 1)
if (iTSBINT = *0') then 
DSPIOT <= iTSBINT;
DSPHTTJSTATE <= *001''; 
else
—  no interrupt
DSPINT <= *1';
DSPIOTJSTATE <= *000*; 
end if;
when *001* =>
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—  set SRAM control lines
set_sram_oe_we: process(DSPDS,DSPPS,DSPRW,DSPBR,DSPWE,GSR) 
begin
if (GSR = ‘O') then
—  reset, turn everything off
SRAMOE <= ;
SRAMWE <= ‘1’;
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elsif ((DSPDS='0' orDSPPS='0') and DSPBR='l') then
—  external data and program access
SRAMOE <= not DSPRW;
SRAMWE <= DSPWE; 
else
—  other condition, turn it off
SRAMOE <= *1’;
SRAMWE <= *1' ; 
end if;
end process;
—  set EEPROM control lines
set_eepr_oe_we: process(DSPDS,DSPRW, DSPBR,DSPWE,GSR) 
begin
if (GSR = '0') then
—  reset, turn everything off
EEPROE <= ‘1';
EEPRWE <= ‘1’; 
elsif (DSPDS='0' and DSPBR='0') then
—  external data access
EEPROE <= not DSPRW;
EEPRWE <= DSPWE; 
else
—  other condition, turn it off
EEPROE <= *1';
EEPRWE <= ’1'; 
end if;
end process;
—  stabilize TSBCA line
tsbca_stable: process(GSR,CLK) 
begin
if (GSR = ‘O') then 
iTSBCA <= ’ 1'; 
elsif (CLK'event and CLK='l') then 
iTSBCA <= TSBCA; 
end if;
end process;
—  manage clock bus operations
dsp_bus_manage: process(GSR, DSP_STATE) 
begin
—  reset, initialize variables
if (GSR = ‘O') then 
LASTFIFO <= ‘O';
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elsif (CLK'event and CLK='0') then 
case DSP_STATE is 
when "000' =>
if (DSPIS = '0') then
—  check for 10 read/write (static lines)
if (DSPAH = *01') then
LASTFIFO <= LASTFIFO;
DSPREADY <= ’ 1';
FIFOOE <= ’1';
TRIOEBC <= ’1';
TRICLKEN <= ’1' ;
FIFOEN <= ’1';
FTSBCS <= ’1’;
—  write requires extra cycle
if (DSPRW='0') then 
DSP_STATE <= "001'; 
else
DSP_STATE <= “000”; 
end if;
—  FIFO read
elsif (DSPAH = "10” and DSPRW = ‘1’) then
—  if last read operation was not a fifo read, enable fifo outputs
if (LASTFIFO = ’O') then








DSP_STATE <= "010”; 
else








DSP_STATE <= "000'; 
end if;
—  TSB Operation
elsif (DSPAH='U') then
—  if last read operation was a fifo, disable fifo outputs
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—  TSBRW = DSPRW outside 
TRIOEBC <= ’1'; 
if (DSPAL=’0') then
—  Low word, start read opeation, multi cycle
DSPREADY <= 'O'; 




—  High word, dump bus, single cycle
—  Write
DSPREADY <= '1*; 
TRICLKEN <= '1'; 




TRIOEBC <= ’O'; 
if (DSPAL='0'1 then
—  Low word, dump bus, two cycle
DSPREADY <= ’1'; 




—  High word, start write opeation, multi cycle
DSPREADY <= 'O’; 
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—  Read or Write to unknown area, do nothing
DSPREADY <= '1'; 
LASTFIFO <= LASTFIFO; 
FIFOOE <= ’1';







—  Do nothing
DSPREADY <= *1';
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TRIOEBC <= '1';
FTSBCS <= * 1' ;
if (iTSBCA = '0') Chen
FTSBCS <= ’ 1'; 




FTSBCS <= ’0'; 




















DSPREADY <= '0' ; 









TRICLKEN <= '1' ;
Second Generation System Software Code CPLD 1 Hardware Description 446
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
FTSBCS <= '1';














—  Adjust value for bus exchanger 







—  Set bus exchange lines based on DSP input
if (GSR = '0') then 
TRIOEA <= ' V ;  
elsif (DSPAH(1)='1' and DSPIS='0•) then 
TRIOEA <= not DSPRW; 
else
TRIOEA <= ’1'; 
end if;
end process;
—  RSOUT <= not RSIN;
—  Watch dog
set_reset: process(RSIN,CLK) 
begin
—  Reset watch dog on reset
if (RSIN='i'i then
RCOUNT <= ( others => * 0' );
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RSOUT <= 'O'; 
elsif (CLK'event and CLK='0') then
—  If not under reset, and DSP ready is ok, don't reset
if (RSOUT='l' and DSPREADY='1') then 
RCOUWT <= ( others => ‘O' ); 
else
—  If DSP ready is low for too long, reset system
RCOUNT <= RCOUNT + 1; 
if (RCOUNT= *111111111* ) then 
if (RSOUT = ’1') then 
RSOUT <= 'O'; 
else
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D.4 CPLD2 Hardware Description
D.4.1 Synopsys Scripts 
D.4.1.1 seconder
/* read in vhdl code */ 
read -f vhdl second.vhd
create_cloc)c -name “DSPCLK* -period 30 -waveform ( "0* "15* }
/* compile to target, low effect acceptable */ 
compile -map_effort low
set_pad_type -no_clock "** 





write -format xnf -hierarchy -output second.sxnf 
write_script > second.dc 
sh dc2ncf second.dc 
sh cpld -p 9536-5VQ44 second.sxnf
D.4.1.2 secondpins.scr
set_attribute ("GSR*} "pad_location* -type string "P33* 
set_attribute ("DSPCLK"} "pad_location" -type string "P43* 
set_attribute (“DSPRW*} "pad_location* -type string "P41*
set_attribute ("DSPIS*} "pad_location* -type string "P42*
set_attribute (“DSPXF*} "pad_location* -type string "P3*
set_attribute ("DSPBIO*} "pad_location* -type string "PI* 
set_attribute ("DSPAL<0>"} "pad_location* -type string "P36*
set_attribute ("DSPAL<1>'} "pad_location* -type string "P37*
set_attribute ("DSPAL<2>*} "pad_location* -type string “P38*
set_attribute {"DSPAH<0>"} "pad_location* -type string "P40*
set_attribute ("DSPAH<1>”} "pad_location* -type string "P39*
set_attribute ("DSPCLKRX*} "pacLlocation* -type string "P14*
set_attribute (“DSPDX*} "pad_location* -type string "P22* 
set_attribute ("DSPFSX*} *pad_location* -type string “P23* 
set_attribute ("DSPDR*} "pad_location* -type string “P12* 
set_attribute ("DSPFSR"} *pad_location* -type string "P13*
set_attribute (“DSPTOUT*} "pad_location* -type string “P44*
set_attribute ("TSBRS*} "pad_location* -type string "P2*
set_attribute ("DALSARX*} *pad_location* -type string “P19*
{ "DSPCLK* )
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set_attribute ("DALSATX*} "pad_location* -type string 'P I S '  
set_attribute {"DALSACTS"} "pad_location* -type string "P16* 
set_attribute {“DALSARTS*} “pad_location* -type string "P20*
set_attribute {"FCCLK"} “pad_location* -type string "P8* 
set_attribute (“FDIN”} “pad_location* -type string *P7* 
set_attribute {“FPROG'J "pad_location* -type string "P6*
set_attribute {"FDONE*} "pacLlocation* -type string *P5*
set_attribute ("FINIT”} "pacLlocation* -type string "P34*
set_attribute ("FCDOUT"} "pad_location* -type string "P31*
set_attribute {"FSPARE’} "pad_location" -type string “P29*
set_attribute ("PAF*} "pad_location" -type string “P28* 
set_attribute {”PAE*} "pad_location” -type string “P27’
set_attribute {“EXSVNC”) "pad_location" -type string "P30"
set_attribute {"SPARE1”} "pad_location" -type string “P32*
set_attribute {"TSBGRFEMP"} "pad_location" -type string "P21”
D.4.2 VHDL Code 
D.4.2.1 second, vhd












DSPAL: in STD_LOGIC_VECTOR(2 downto 0);
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EXSYNC: in STD_LOGIC; ~  out later 
SPARE1: in STD_LOGIC; —  out later
DALSACTS: in STD_LOGIC;
DALSARTS: out STD_LOGIC;
GSR: in STD_LOGXC );
end cpld_second;
—  Static Inputs:
—  FPGA: INIT, DONE
FIFO: PAE, PAF 
TSB: - 
DALSA: CTS
—  Static Outputs:




architecture behaviour of cpld_second is 
signal INTRCOUNT: STD_LOGIC_VECTOR(2 downto 0) ; 
signal INTXCOUNT: STD_LOGIC_VECTOR(2 downto 0); 
signal RCOUNT: STD_LOGIC_VECTOR(2 downto 0); 
signal TCOUNT: STD_LOGIC_VECTOR(2 downto 0); 
signal iDALSARX: STD_LOGIC; 
signal DSP_STATE: STD.LOGIC; 
signal RX_STATE: STD_LOGIC_VECTOR(3 downto 0); 
signal TX.STATE: STD_LOGIC_VECTOR(3 downto 0); 
signal STATICOUTP: STD_L0GIC_VECT0R(7 downto 0); 
signal STATICINP: STD_LOGIC_VECTOR(7 downto 0); 
begin
—  Set spare lines to high-impedance
—  FSPARE <= 'Z';
—  EXSYNC <= 'Z';
—  SPARE1 <= 'Z';
static_outputs: process(GSR,STATICOUTP) 
begin
—  During reset, set some lines
if (GSR = '0') then
TSBRS <= 'O';
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else
—  Not in reset set static IOs to appropriate pins 
TSBRS <= STATICOUTP(0);
FCCLK <= STATICOUTP(1); 















—  Set some stuff during reset




elsif (DSPCLK'event and DSPCLK='l') then
—  Handle Static IO interface
case DSP_STATE is
when * 0' =>
—  check for IO read/write
if (DSPIS='0' and DSPAH='01') then
if (DSPRW='1'1 then
Read
DSPBIO <= STATICINP( conv_integer(DSPAL(2 downto 0)) ); 
DSPjSTATE <= '0';
else
—  Write first cycle
STATICOUTP( conv_integer(DSPAL(2 downto 0)) ) <= DSPXF; 
DSP_STATE <=
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—  Write second cycle







—  Set DSP synchronous serial transmit/receive clock 
DSPCLKRX <= TCOUNT (2);
—  Synchronous to asynchronous conversion 
dsp_toutr: process(GSR,DSPTOUT) 
begin
—  During reset, stop counters
if (GSR = '0') then
TCOUNT <= (others => '0');
RCOUNT <= (others => ’O');
DALSATX <= '1';
TX_STATE <= (others => ’O'); 
iDALSARX <= ’1';
—  For DSP provided clock
elsif (DSPTOUT'event and DSPTOUT='l') then
—  Increment tranmission counter/clock
TCOUNT <= TCOUNT + 1;
—  Stabalize signal
iDALSARX <= DALSARX;
—  Check to see if it changed
if ( ( DALSARX = (not iDALSARX) ) and DALSARX='0' and RX_STATE='0000')
then
—  Manage receiver clock
RCOUNT <= (others => ’0'); 
else
RCOUNT <= RCOUNT + 1; 
end if;
if (TCOUNT='000*) then 
case TXJSTATE is 
when “0000* =>
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if (DSPFSX='l') then
DALSATX <= 'O'; —  start bit 
TX_STATE <= *0001'; 
else
DALSATX <= ‘1'; —  nothing 
TX_STATE <= *0000'; 
end if;
when *0001' => —  bit 7
DALSATX <= DSPDX;
TX_STATE <= *0010';
when *0010' => —  bit 6
DALSATX <= DSPDX;
TX_STATE <= *0011';
when *0011' => —  bit 5
DALSATX <= DSPDX;
TX_STATE <= *0100';
when *0100' => —  bit 4
DALSATX <= DSPDX;
TX_STATE <= "0101";
when *0101' => —  bit 3
DALSATX <= DSPDX;
TX_STATE <= *0110';
when *0110' => —  bit 2
DALSATX <= DSPDX;
TX_STATE <= *0111';
when *0111' => —  bit 1
DALSATX <= DSPDX;
TX_STATE <= *1000';
when *1000' => —  bit 0
DALSATX <= DSPDX;
TX_STATE <= *1001';
when *1001’ => —  stop bit
DALSATX <= *1';
TX_STATE <= *0000';
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—  Asynchronous to Synchronous conversion 
dsp_toutf: process(GSR,DSPTOUT) 
begin
—  Setup states at reset
if (GSR = '0') then
RESTATE <= (others => '0');
DSPDR <= 'O';
DSPFSR <= ’O';
—  For DSP provided clock
elsif (DSPTOUT'event and DSPTOUT='0'1 then
—  Start 4 cycles after signal change
if (RCOUNT="100*) then
case RX_STATE is 
when "0000* =>
DSPDR <= iDALSARX;




DSPFSR <= '0' ;
RX_STATE <= "0000*;
end if;












when *0100* => —  bit 4
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D.5 Main PC Host Software Code
D.5.1 Workspace file 
D.5.1.1 Larch.dsw
Microsoft Developer Studio Workspace File, Format Version 6.00 
# WARNING: DO NOT EDIT OR DELETE THIS WORKSPACE FILE!
I*#*#*#*#*#*****##***###*#*#****#*##*****##***####*##**#**#*#****#*#****##*****







I ## ### ### ### *## # *# # ## # ## * ## # ## # *# # ## # ## # ## # ## # ## # *# # ## # ## # *# * ## # ## # *# # ## # ## # ## #





C C f  
} } }
#####################################################################*#########







# # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # » # # # # # # # # # # # # # # # # # #






Begin Project Dependency 
Project_Dep_Name Lineup 
End Project Dependency-
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I Microsoft Developer Studio Generated Build File, Format Version 6.00 
ft ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Application' 0x0101 
CFG=Larch - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run 
!MESSAGE
'MESSAGE NMAKE /f "Larch.mak*.
!MESSAGE
!MESSAGE You can specify a configuration when running NMAKE 
!MESSAGE by defining the macro CFG on the command line. For example:
!MESSAGE
[MESSAGE NMAKE /f "Larch.mak' CPG='Larch - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Larch - Win32 Release' (based on "Win32 (x86) Application”)
[MESSAGE “Larch - Win32 Debug' (based on "Win32 (x86) Application')
[MESSAGE
# Begin Project
ft PROP AllowPerConfigDependencies 0





[IF "S(CFG)' == "Larch - Win32 Release"
# PROP BASE Use_MFC 6
ft PROP BASE Use_Debug_Libraries 0 
it PROP BASE Output_Dir "Release" 
ft PROP BASE Intermediate_Dir "Release"
# PROP BASE Target_Dir ""
# PROP Use_MFC 6
# PROP Use_Debug_Libraries 0 
I PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release" 
ft PROP Target_Dir *"
# ADD BASE CPP /nologo /MD /W3 /GX /02 /D "WIN32" /D "NDEBUG" /D “.WINDOWS" /D 
"JiFXDLL" /Yu'stdafx.b' /FD /c
# ADD CPP /nologo /MD /W3 /GX /02 /D "WIN32' /D "NDEBUG" /D ".WINDOWS' /D 
".AFXDLL" /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /o "NUL* /win32 
ft ADD WTL /nologo /D "NDEBUG' /mktyplib203 /o *NUL" /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG' /d "^AFXDLL'
# ADD RSC /I 0x409 /d "NDEBUG' /d “^ AFXDLL'
BSC3 2=bscmake.exe
ft ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
ft ADD BASE LINK32 /nologo /subsystem:windows /machine: 1386
# ADD LINK32 /nologo /subsystan:windows /machine:1386
'ELSETF *5(CFG)' == "Larch - Win32 Debug-
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» PROP BASE Use_MFC 6
# PROP BASE Use.Debug.Libraries 1 
§ PROP BASE Output_Dir "Debug’
# PROP BASE Intermediate.Dir "Debug'
# PROP BASE Target_Dir “*
# PROP UseJiFC 6
# PROP Use_Debug_Libraries 1
# PROP Output_Dir “Debug'
# PROP Intermediate_Dir "Debug"
# PROP Ignore.Export.Lib 0 
t PROP Target_Dir *"
# ADD BASE CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D "WIN32’ /D "_DEBUG* /D 
".WINDOWS’ /D ".AFXDLL’ /Yu'stdafx.h’ /FD /c
# ADD CPP /nologo /G5 /MDd /W3 /On /GX /ZI /Od /I *..\Adaptec\include” /D "WIN32' 
/D ".DEBUG’ /D ".WINDOWS' /D "J\FXDLL” /FR /Yu'stdafx.h’ /FD /c
# ADD BASE MIL /nologo /D ".DEBUG’ /mktyplib203 /o "NUL’ /win32
# ADD MIL /nologo /D “.DEBUG’ /mktyplib203 /o "NUL' /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG’ /d ".AFXDLL'
# ADD RSC /I 0x409 /d ".DEBUG* /d ".AFXDLL’
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=Iink.exe
# ADD BASE LINK32 /nologo /subsystem:windows /debug /machine:1386 /pdbtype:sept 
% ADD LINK32 /nologo /subsystem:windows /debug /machine:1386 /pdbtype:sept / 
libpath:’..\Adaptec\lib"
# SUBTRACT LINK32 /profile /map
!ENDIF
# Begin Tcirget
# Name "Larch - Win32 Release’
# Name "Larch - Win32 Debug'
# Begin Group "Source Files’
# PROP Default.Filter "cpp;C;cxx;rc,-def;rrodl;idl;hpj;bat’
# Begin Source File
SOURCE=.\CamInt.cpp
# End Source File
# Begin Source File
SOURCE=.\CamParams.cpp
# End Source File
# Begin Source File
SOURCE=.\ChildFrm. cpp
# End Source File
# Begin Source File
SOURCE=.\Image.cpp
# End Source File
# Begin Source File
SOURCE=.\Imageline.cpp
# End Source File
# Begin Source File
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SOURCE=.\Larch. cpp
# End Source File
# Begin Source File
SOURCE=.\Larch.rc
# End Source File
# Begin Source File
SOURCE=.\LarchCptDoc.cpp
# End Source File
# Begin Source File
SOURCE=.\LarchCptView. cpp
# End Source File
# Begin Source File
SOURCE=.\MainFrm.cpp
# End Source File
# Begin Source File
SOURCE=.\Params.cpp
# End Source File
# Begin Source File
SOURCE=.\Physical. cpp
# End Source File
# Begin Source File
SOURCE=.\StdAfx.cpp
# ADD CPP /Yc'sCdafx.h' 
tt End Source File
# End Group
# Begin Group "Header Files'
# PROP DefaulC_Filter "h;hpp;hxx;hm;inl' 
§ Begin Source File
SOCJRCE=. \CamInt. h
# End Source File
# Begin Source File
SOURCE=.\CamParams.h
# End Source File
I Begin Source File
SOURCE=.\ChildFrm.h
# End Source File
t Begin Source File
SOURCE=.\Image.h
# End Source File
t Begin Source File
SOURCE=.\Imageline.h
# End Source File
# Begin Source File
SOURCE=.NLarch.h 
» End Source File
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# Begin Source File
SOURCE=.\LarchCptDoc.h
# End Source File
# Begin Source File
SOURCE=.\LarchCptView.h
# End Source File
# Begin Source File
SOURCE=.\MainFrm.h
# End Source File
# Begin Source File
SOURCE=.\Params.h
# End Source File
# Begin Source File
SOURCE=.\Phys ical.h
# End Source File
# Begin Source File
SOURCE=.\Processor.h
# End Source File
# Begin Source File
SOURCE=.\ProcessorCode.h
# End Source File
# Begin Source File
SOURCE=.\Resource.h 
it End Source File
# Begin Source File
SOURCE=.\StdAfx.h
# End Source File
# End Group
t Begin Group "Resource Files'
# PROP Default_Filter "ico;cur;fc*np,-dlg;rc2;rct,-bin;cnt;rtf ;gif;jpg;jpeg;jpe'
# Begin Source File
SOURCE=.\res\Larch.ico
# End Source File
t Begin Source File
SOURCE=.\res\Larch.rc2
# End Source File
# Begin Source File
SOURCE=.\res\LarchCptDoc.ico
# End Source File
# Begin Source File
SOURCE=.\res\Toolbar. fcnp
# End Source File
# End Group
# Begin Group "Library Files*
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♦ PROP Default_Filter “lib*
♦ Begin Source File
SOURCE=..\Adaptec\lib\Whpapi32.lib
♦ End Source File
♦ End Group
♦ Begin Source File
SOURCE=.\Larch.reg
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♦define ID_CAMERA^LOADVIDEOPROCESSOR 32784 
♦define ID_CAMERAJ>ARAMETERS 32786
















/ / / / / ////////////////////////////////////// //////////////////////////////////
//





/ l l l l l l t l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l t l l l l l l l l l l i m i l l l l l t l l l l l l l l l l l l l l l  
// English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WXN32
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#ifdef APSTUDIO_INVOKED

























"♦include ""res\\Larch.rc2** // non-Microsoft Visual C++ edited 
resources\r\n”






I I  Icon 
I I
I I Icon with lowest ID value placed first to ensure application icon 
I I  remains consistent on all systems.
IDRJ1AINFRAME ICON DISCARDABLE "resWLarch.ico'
IDR_LARCHTYPE ICON DISCARDABLE "res\NLarchCptDoc.ico'




IDRJMAINFRAME BITMAP MOVEABLE PURE "res\NToolbar.bmp'
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
I I
I I  Toolbar
/ /
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IDR_LARCHTYPE MENU PRELOAD DISCARDABLE 
BEGIN
POPUP “StFile'
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MENUITEM “&Start Capture*, 
MENUITEM "&Stop Capture*, 

























































111111111111111 m mm 1111111111111 minium m 1111111111111111111111111 
/ /
I I  Accelerator
//
IDR_MAINFRAME ACCELERATORS PRELOAD MOVEABLE PURE 
BEGIN
“C*. tD_EDIT_COPY, VTRTKEY, CONTROL. NOINVERT
“N*, ID_FILE_NEW, VIRTKEY, CONTROL, NOINVERT
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"0*, ID_F ILE_OPEN, VIRTKEY, CONTROL, NOINVERT
"S*, ID_F ILE_SAVE, VIRTKEY, CONTROL, NOINVERT
"V”, ID_EDIT_PASTE, VIRTKEY, CONTROL, NOINVERT
VK_BACK, ID_EDIT_UNDO, VIRTKEY, ALT, NOINVERT
VK_DELETE, ID_EDIT_CUT, VIRTKEY, SHIFT, NOINVERT
VK_DOWN, ID_KEY_DOWN, VIRTKEY, NOINVERT
VK_END, ID_KEY_END, VIRTKEY, NOINVERT
VK_F6, ID_NEXT_PANE, VIRTKEY, NOINVERT
VK_F6, ID_PREV_PANE, VIRTKEY, SHIFT, NOINVERT
VK_HOME, ID_KEY_HOME, VIRTKEY, NOINVERT
VK.INSERT, ID_EDIT_COPY, VIRTKEY, CONTROL, NOINVERT
VK_INSERT, id_edit_paste. VIRTKEY, SHIFT, NOINVERT
VK_LEFT, ID_KEY_LEFT, VIRTKEY, NOINVERT
VK_NEXT, ID_KEY_PAGEDOWN, VIRTKEY, NOINVERT
VK_PRIOR, ID_KEY_PAGEUP, VIRTKEY, NOINVERT
VK_RIGHT, ID_KEY_RIGHT, VIRTKEY, NOINVERT
VK_UP, ID_KEY_UP, VIRTKEY, NOINVERT
"X*, ID_EDIT_CUT, VIRTKEY, CONTROL, NOINVERT
"Z", ID_EDIT_UNDO, VIRTKEY, CONTROL, NOINVERT
END




IDD_ABOUTBOX DIALOG DISCARDABLE 0, 0, 217, 55
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "About Larch*
FONT 8, "MS Sans Serif*
BEGIN
ICON IDR_MAINFRAME,IDC_STATIC,11,17,20,20
LTEXT "Larch Version 1.0*,IDC_STATIC,40,10,119,8,SS_NOPREFIX
LTEXT "Copyright (C) 1998*,IDC_STATIC,40,25,119,8
DEFPUSHBUTTON "OK*,IDOK,178,7,32,14,WS_GROUP
END
IDD_PARAMS DIALOGEX 0, 0, 202, 215
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU 
CAPTION "Capture Parameters"





CONTROL "Spinl*,IDC_SPIN1,*msctls_updown32 *,UDS_SETBUDDYINT |




CONTROL "Spinl*, IDC_SPIN2, *msctls_updown32*,UDS_SETBUDDYINT |




CONTROL "Spinl*, IDC_SPIN3, *msctls_updown32* ,UDS_SETBUDDYINT |
nDS.JiLIGMP.IGHT | UDS_AJ?TOBUDDY j UDS_ARRCWKEYS | 
WS_DISABLED,185,63,11,14,WS_EX_STATICEDGE
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"Spinl', IDC_SPIN5, 'msctls_updown32',UDS_SETBUDDYINT |




















IDD_CAMERA DIALOG DISCARDABLE 0 ,  0 ,  186, 114
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "Camera Parameters'












UDS_SETBUDDYINT | UDS^ALIGNRIGHT | UDS.AUTOBUDDY | 
UDS_ARROWKEYS | UDS_NOTHOUSANDS,168,49,11,14 
EDITTEXT IDC_EDITOFFSET2,132,71,36,14,ES_AUTOHSCROLL
CONTROL "Spinl',IDC_SPINOFFSET2,'msctls_updown32',




LTEXT "Gain Multiplier Channel 1 (xlOO)',IDC_STATICGAIN1,15,10,
114,8
LTEXT "Gain Multiplier Channel 2 (xlOO)', IDC_STATICGAIN2,15,31,
114,8
LTEXT "Offset Channel 1 (%)',IDC_STATIC0FFSET1,15,52,114,B
LTEeCT "Offset Channel 2 (%)',I2C_3TAXICCFF3ET2,15,73,114,8
END
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VALUE "FileDescription”, "Larch MFC Applications0”
VALUE "FileVersion', "1, 0, 0, ISO’
VALUE "IntemalName*, "Larch\0*
VALUE "LegalCopyright”, "Copyright (C) 1998\0'
VALUE "LegalTrademarks', “\0*
VALUE "OriginalFilename*, "Larch.EXE\0*
VALUE “ProductName”, "Larch Applications0“
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#endif I I APSTUDIO_INVOKED
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
I I
I I String Table
I I




































> h L'Cf -i'nvbjit)
“Create a new document\nNew*
"Open an existing document\nOpen*
"Close the active document\nClose'
"Save the active document\nSave'
"Save the active document with a new nsmeNnSave As
END
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’Display program information, version number and 

















"Switch to the next window paneXnNext Pane"
’Switch back to the previous window paneXnPrevious
"Open another window for the active document\nNew
"Arrange icons at the bottom of the windowXnArrange
"Arrange windows so they overlapXnCascade Windows" 
"Arrange windows as non-overlapping tilesXnTile
"Arrange windows as non-overlapping tiles\nTile
"Split the active window into panes\nSplit'
"Erase the selectionXnErase'
"Erase everythingXnErase All*
"Copy the selection and put it on the ClipboardXnCopy* 
"Cut the selection and put it on the ClipboardXnCut' 
"Find the specified textXnFind*
"Insert Clipboard contentsXnFaste"
"Repeat the last actionXnRepeat"
Second Generation System Software Code Main PC Host Software Code 472
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.






'Replace specific text with different text\nReplace* 
"Select the entire document\nSelect All*
“Undo the last action\nUndo*






"Show or hide the toolbar\nToggle ToolBar'




















"Change the window size”
"Change the window position”
"Reduce the window to an icon”
"Enlarge the window to full size”
"Switch to the next document window”
"Switch to the previous document window”


















"Start capturing data\nStart Capture*
"Stop capturing data\nStop Capture”
"Scroll image to the most recent dataNnFollow




"Loads a new Video Processor\nLoad Video Processor. 
ID_CAMERA_PARAMETERS "Set Camera Parameters...\nCamera Parameters”
END
#endif I I English (U.S.) resources
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
♦ifndef APSTUDIO_INVOKED
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l / l l l l l l l l l l l l l l l l l l l l l l l l l l l l
//
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♦define _AFX_NO_TRACKEI^ .RESOCJRCES 
♦define _AFX_N0_PR0PERTY_RES0URCES
♦if ! defined (AFX_RESOURCE_DLL) | | defined (AFX_TARG_ENU)
♦ifdef _WIN32 
LANGUAGE 9, 1 
♦pragma code_page(1252)
♦endif
♦include “res\Larch.rc2” // non-Microsoft Visual C++ edited resources
♦include “afxres.rc* I I Standard components
♦endif
/////////////////////////////////////////// ////////////////////////////////// 
♦endif // not APSTUDIO_INVOKED
D.5.4 MFC Files 
D.5.4.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 
// are changed infrequently
//
♦ if Idefined(AFX_STDAFX_H_762CC6B4_27B4_11D2JU1D_0000C0059AB9_INCLUDED_) 
♦define AFX_STDAFX_H 762CC6B4_27B4_l 1D2_A11D_0000C0059AB9 INCLUDED.
♦if _MSC_VER >= 1000 
♦pragma once
♦endif // _MSC_VER >= 1000
♦define VC_EXTRALEAN// Exclude rarely-used stuff from Windows headers
♦include <afxwin.h> I I MFC core and standard components
♦include <afxext.h> // MFC extensions
♦include <afxmt.h> I I MFC thread extensions
♦ifndef _AFX_NO_AFXCMN_SUPPORT
♦include <afxcmn.h>// MFC support for Windows Common Controls 
♦endif // _AFX_NO_AFXCMN_SUPPORT
/ / C CAFX_INSERT_UXATION}}
I I Microsoft Developer Studio will insert additional declarations imnediately 
before the previous line.
♦endif //
! defined (AFX_STDAFX_H_762CC6B4_27B4_11D2 _A11D_0000C0059AB9 INCLUDED.)
DJ.4.2 StdAfx.cpp
I I stdafx.cpp : source file that includes just the standard includes
// Larch.pch will be the pre-compiled header
I I  stdafx.obj will contain the pre-coiqpiled type information
♦include "stdafx.h*
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D.5.5 CLarchApp: C Win App Class
D.5.5.1 Larch.h




#if _NSC_VER >= 1000 
♦pragma once
♦endif I I  JISC.VER >= 1000
♦ifndef _AFXWIN_H_
♦error include 'stdafx.h' before including this file for PCH 
♦endif
♦include "resource.h' // main symbols
♦include "Camlnt.h*// Added by ClassView
// /// /// /// /// /// /// /// /// /// /// /// /// ///////////////////////////////////////  
// CLarchApp:
// See Larch.cpp for the implementation of this class
//
class CLarchApp : public CWinApp 
{
public:
void UpdateAllO ; 
void StatusBarCapture(BOOL on); 
void StatusBarGrayValuelint value); 






// ClassWizard generated virtual function overrides 
//C{AFX.VIRTUAL(CLarchApp) 
public:
virtual BOOL Initlnstance(); 






// NOTE - the ClassWizard will add and remove member functions here.
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// Microsoft Developer Studio will insert additional declarations inmediately 
before the previous line.
♦endif I I !defined(AFX_LARCH_H_762CC6B2_27B4_llD2_AllD_0000C0059AB9_INCLUDED_)
D.5.5.2 Larch.cpp











♦define new DEBUG.NEW 
♦undef THIS.FILE
static char THIS_FILE[] = _FILE_;
♦endif
/////////////////////////// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// ///  
// CLarchApp
BEGIN_MESSAGE_MAP (CLarchApp, CWinApp)
/ / {(AFXJtSG_MAP (CLarchApp)
ON.COMMANDUDJVPP^ABOUT, OnAppAbout)
// NOTE - the ClassWizard will add and remove mapping macros here.
// DO NOT EDIT what you see in these blocks of generated code!
//}}AFX_MSG_MAP
// Standard file based document conmands 
ON.COMMAND(ID_FILE_NEW, CWinApp: :OnFileNew)
ON_COMMAND (ID_FILE_OPEN, CWinApp:: OnFileOpen)
END_MESSAGE_MAP()
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I CLarchApp construction
CLarchApp::CLarchApp()
C
// TODO: add construction code here,
I I  Place all significant initialization in Initlnstance
}
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I The one and only CLarchApp object
CLarchApp theApp;
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m  i i i i i i i i i i i i i i i i i i i i i  i  n  i l l i n i u m  m i n i u m  u n  i i i i i i i i i i i i i i i i i i i i i i




// I£ you are not using these features and wish to reduce the size 
// of your final executable, you should remove from the following 
I I the specific initialization routines you do not need.
#ifdef _AFXDLL
Enable3dControls();// Call this when using MFC in a shared DLL 
#else
Enable3dControlsStatic();// Call this when linking to MFC statically 
#endif
// Change the registry key under which our settings are stored.
// You should modify this string to be something appropriate 
// such as the name of your company or organization. 
SetRegistryKey(_T("UofW-DALSA”));
LoadStdProfileSettingsO ; // Load standard INI file options (including MRU)
I I Register the application's document templates. Document templates 
// serve as the connection between documents, frame windows and views.
CMultiDocTemplate* pDocTemplate; 
pDocTemplate = new CMultiDocTemplate(
IDR_LARCHTYPE,
RUNTIME_CLASS(CLarchCptDoc),
RUNTIME_CLASS(CChildFrame), // custom MDI child frame 
RUNTIME_CLASS(CLarchCptView));
AddDocTemplate(pDocTemplate);
// create main MDI Frame window 
CMainFrame' pMainFrame = new CMainFrame; 
if (!pMainFrame->LoadFrame(IDR_MAINFRAME)) 
return FALSE; 
m_pMainWnd = pMainFrame ,-
// Enable drag/drop open 
m_pMainWhd->DragAcceptFiles () ,-
// Enable DDE Execute open 
EnableShellOpen();
RegisterShellFileTypes(TRUE);
Camera = new CCamlnt;
// The main window has been initialized, so show and update it. 
pMainFrame->ShowWindow (m_nCmdShow) ; 
pMainFrame->UpdateWindow() ;
// Parse conmand line for standard shell commands, DDE, file open 
CConmandLinelnfo cmdlnfo;
ParseCortmandLine (cmdlnfo) ;
n  Dispatch comnanas specified on the comnand line 
if (!ProcessShellCommand(cmdlnfo))
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// CAboutDlg dialog used for App About






enum { IDD = IDD JiBOUTBOX };
//}}AFX_DATA
// ClassWizard generated virtual function overrides
//C(AFX_VI RTUAL(CAboutDlg)
protected:





















//No message handlers 
//}}AFX_MSG_MAP 
END_MESSAGE_MAP()
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/* Update status bar message */
void CLarchApp::StatusBarText(LPSTR text)
C




/* Update gray value indicator */
void CLarchApp::StatusBarGrayValue(int value)
{
CMainFrame *wnd = (CMainFrame*)m_pMainWnd,• 
wnd->StatusBarGrayValue(value);
)
/* Update CAPTURE indicator */
void CLarchApp::StatusBarCapture(BOOL on)
(
CMainFrame *wnd = (CMainFrame*) m_pMainWhd; 
wnd->StatusBarCapture(on);
)









// TODO: Add your specialized code here and/or call the base class 
if (m_pMainWnd == NULL && AfxOleGetUserCtrl())
{
// Not launched /anbedding or /Automation, but has no main window! 





// for tracking the idle time state 
BOOL bldle = TRUE;
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LONG lldleCount = 0;
LONG CaptureCount = 0;
I I acquire and dispatch messages until a WM_QUIT message is received, 
for (;;)
{
// phasel: check to see if we can do idle work 
while (bldle &&
!: :PeekMessage(&nunsgCur, NULL, NULL, NULL, PMJJOREMOVE))
{
// call Onldle while in bldle state 
if (!Onldle{lldleCount++))
bldle = FALSE; // assume "no idle' state
}
CaptureCount = 0;







if (m_msgCur,message==WM_CAMERASIGl) Camera- 
>Sigl( (BYTE’)m_msgCur.wParam, (EWORD)irunsgCur.lParam) ; 
else 
{




/* If more than 20 messages came in without any other messages, */ 
/* stop the capture. Chances are no other messages are being */ 
/* processed, including repaints and button processes. */ 






// pump message, but quit on WM_QUIT 
if (!PumpMessage())
return Exitlnstance();
// reset "no idle' state after pumping "normal' message 
if (IsIdleMessaget&mjnsgCur))
{




} while (::PeekMessage(&nunsgCur, NULL, NULL, NULL, PK_NOR£MOVE));
}
ASSERT(FALSEi; // not reachable
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}
♦endif









TRACE1(“Messages removed: %d\n’,count); 
return;
)
D.5.6 CMainFrame Class 
D.5.6.1 M ainFrm .h
// MainFrm.h : interface of the CMainFrame class
I I
/////////I I I /////////////////////////////////////////////////////////////////
#if !defined(AFX_MAINFRM_H 762CC6B6_27B4_11D2^A11D_0000C0059AB9 INCLUDED.)
♦define AFX_MAINFRM_H 762CC6B6_27B4_11D2_A11D_OOOOCOOS9AB9_INCLUDED_
♦if _MSC_VER >= 1000 
♦pragma once
♦endif // _MSC_VER >= 1000




void StatusBarCapture(BCOL on); 





I I  Operations 
public:
// Overrides
I I ClassWizard generated virtual function overrides 
/ / C (AFX.VIRTUAL (CMainFrame)




LRESULT OnCameraSigl(WPARAM wParam, LPARAM IParam) ;
Second Generation System Softwaie Code Main PC Host Software Code 481
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
LRESULT OnBusReset (WPARAM wParam, LPARAM lParam) ; 
virtual -CMainFrame () ;
♦ifdef _DEBUG
virtual void AssertValid() const; 
virtual void Dump (CDumpContextfc dc) const;
#endif
protected: // control bar embedded members
CStatusBar m_wndStatusBar;
CToolBar m_wndToolBar;
I I Generated message map functions 
protected:
/ / {{AFXJ1SG (CMainFrame)
afxjnsg int OnCreate(LPCREATESTRUCT lpCreateStruct); 
afx_msg void OnCameraLoadvideoprocessor(); 
afx_msg void OnCameraParameters();
afx_msg void OnUpdateCameraParameters(CCmdUI* pCmdUI); 






// Microsoft Developer Studio will insert additional declarations imnediately 
before the previous line.
#endif //
! defined (AFX_MAINFRM_H_762CC6B6_27B4_11D2_A11D_0 00 0C0 0 59AB9 INCLUDED.)
D.5.6.2 M ainFrm.cpp






♦define new DEBUG.NBf 
♦undef THIS.FILE
static char THIS.FILE [] =  FILE_;
♦endif
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
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/* New messages £or application to process bus reset and incoming data £rom 1394 
*/
ON_MESSAGE (WM_13 94RESET, OnBusReset)
ON_MESSAGE(WM.CAMERASIG1, OnCameraSigl)
END_MESSAGE_MAP()
static UINT indicators!] =
{














/* Create MDI parent window */
if (CMDIFrameWnd::OnCreate(lpCreateStruct) == -1) 
return -1;




TRACEO(“Failed to create toolbar\n' ) ;  
return -1; // £ail to create
)





TRACEO("Failed to create status bar\n*); 
return -1; // fail to create
}
I I  TODO: Remove this if you don't want tool tips or a resizeable toolbar 
m_wndToolBar.SetBarStyle(m_wndToolBar .GetBarStyle() |
CBRS_TOOLTIPS | CBRS_FLYBY | CBRS_SIZE_DYNAMIC);
// TODO: Delete these three lines if you don't want the toolbar to
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I I be dockable
m_wndToolBar.EnableDocking(CBRS_ALIGN_ANY);
EnableDocking (CBRS_ALIGN_JMJY) ;
DockContro IBar (&m_wndToo IBar) ;
int width;
UINT dumny;
mjwndStatusBar. GetPanelnfo ( m_wndStatusBar. CommandToIndex (ID_STATUS_VALUE), 
dummy, dumny, width) ;
m_wndStatusBar.SetPane!nfo( m_wndStatusBar.CommandToIndex(ID_STATUS_VALUE), 
ID_STATUS_VALUE, SBPS_N0RMAL, width+2);
// m_wndStatusBar.SetPaneText( m_wndStatusBar. CommandToIndex (ID_STATUS_VALUE), 
"0”, TRUE);
I * Turn off Capture indicator */
StatusBarCapture(FALSE);




/* Add options to main window before MFC creation of it */
BOOL CMainFrame: :PreCreateWindow(CREATESTFUCT& cs)
C
// TODO: Modify the Window class or styles here by modifying 
// the CREATESTRUCT cs





I I CMainFrame diagnostics
#ifdef _DEBUG









l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I  CMainFrame message handlers
I * Set the text on the status bar */ 
void CMainFrame::StatusBarText(LPSTR text)
{
i  i ny_wndStacusBar. SetWindowText (text) ;
m_wndStatusBar.SetPaneText(0,text,TRUE);
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mjwndS tatusBar. UpdateWindow () ;
}
/* Update gray value display on status bar */ 
void CMainFrame::StatusBarGrayValue (int value)
{
if (value<0 || value > 255)
{

























/* If off, disable it, gray it out */ 
m_wndStatusBar.SetPaneStyle( 
m_wndStatusBar.CommandToIndex(ID_STATUS_CAPTURE), SBPS_DISABLED) ; 
}
/* Handle 1394 BUS RESET message */
LRESULT CMainFrame: :OnBusReset(WPARAM wParam, LPARAM lParam)
{
TRACEO("BUS RESET! ! !\n') ,-




/* Handle incoming data message */
LRESULT CMainFrame: :OnCameraSigl (WPARAM wParam, LPARAM lParam)
(
// TRACEO("CAMERASIG1!!!\n*);
/* Call camera class to handle incoming data * /  
theApp .Camera->Sigl ((BYTE*) wPsuram, (DWORD) lParam) ;
return TRUE;
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}
/* Load a new video module (from menu) */ 
void CMainFrame::OnCameraLoadvideoprocessor()
// TODO: Add your command handler code here 
theApp.Camera->LoadProcessor();
}
/* Set camera parameters (from menu) */ 
void CMainFrame::OnCameraParameters()
{
// TODO: Add your command handler code here 
theApp.Camera->SetParams();
}
/* Always enable video module loader option ’/
void CMainFrame::OnUpdateCameraParameters(CCmdUI* pCmdUI)
(
// TODO: Add your conroand update UI handler code here 
pCmdUI->Enable(TRUE);
}
/* Always enable camera preferences option */
void CMainFrame::CnUpdateCameraLoadvideoprocessor(CCmdUI* pCmdUI) 
{
// TODO: Add your command update UI handler code here 
pCmdUI->Enable(TRUE);
}
D.5.7 CChildFrame Class 
D.S.7.1 ChildFrm.h





#if .MSC.VER >= 1000 
tpragma once
iendif // .MSC.VER >= 1000
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// ClassWizard generated virtual function overrides 
//{(AFX_VIRTUAL(CChildFrame)
virtual BOOL PreCreateWindow(CREATESTRUCT& cs);
//}}AFX_VIRTUAL




virtual void AssertValidt) const; 
virtual void Dump(CDumpContextfc dc) const;
#endif
// Generated message map functions 
protected:
//{(AFXJMSG(CChildFrame)
/ / ) } AFXJMSG 
DECLARE_MESSAGE_MAP ()
) ;
//////////////////////////// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// //  
//({AFX_INSERT_LOCATION)}
// Microsoft Developer Studio will insert additional declarations immediately 
before the previous line.
Dendif //
! defined (AFX_CHILDFFM_H 762CC6B8_27B4_11D2 JU.1D_0000C0059AB9 INCLUDEDJ
D.5.7.2 ChildFrm .cpp






♦define new DEBUG_NEW 
Itundef THIS_FILE
static char THIS_FILE[] = _FILE_;
♦endif







I l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l U l l t l l l l l l l  
// CChildFrame construction/destruction
CChildFrame::CChildFrame()
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{







// TODO: Modify the Window class or styles here by modifying 
// the CREATESTRUCT cs
return CMDIChildWhd::PreCreateWindow(cs);
)
/// /// /// /// /// /// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// ///  
// CChildFrame diagnostics
#ifdef _DEBUG









/////// /// /// /// /// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// //  
// CChildFrame message handlers
D.5.8 CLarchCptView Class 
D.5.8.1 LarchCptView.li




! defined (AFX_LARCHCPTVIEW_H_7 62CC6BC_27B4_11D2.A11D_000OCQ05 9AB9 INCLUDED.)
♦define AFX.LARCHCPTVIEW_H_762CC6BC_27B4.11D2_A11D_OOOOCOOS9AB9 INCLUDED.
♦include "LarchCptDoc.h'// Added by ClassView 
♦if JMSC.VER >= 1000 
♦pragma once
♦endif I I .MSC.VER >= 1000
class CLarchCptView : public CScrollView 
C
jjrotsctsdr ! ! crsats froni sssrislizsition only 
CLarchCptView 0 ;
DECLARE.DVNCREATE (CLarchCptView)
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// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CLarchCptView)
public:
virtual void OnDrawtCDC* pDC); // overridden to draw this view
virtual BOOL PreCreateWindow (CREATESTRUCTS. cs); 
virtual void OnlnitialUpdate(); 
protected:




void MoveToBottomtint start, int end); 
virtual -CLarchCptViewO ;
#ifdef _DEBUG
virtual void AssertValid() const; 
virtual void Dump (CDumpContextSc dc) const; 
lendif
protected:
// Generated message map functions 
protected:
//{(AFX_MSG(CLarchCptView)
afx_msg BOOL OnEraseBkgnd(CDC* pDC);
afx_msg void OnMouseMove(UINT nFlags, CPoint point);
afx_msg void OnSetFocus(CWhd* pOldWhd);
afx_msg void OnCaptureScroll();
afx_msg void OnUpdateCaptureScroll(CCmdUI* pCmdUI); 
afx_msg void OnCaptureStart();
afx_msg void CnUpdateCaptureStart(CCmdUI* pCmdUI); 
afx_msg void OnCaptureStop();
afx_msg void OnUpdateCaptureStop(CCmdUI* pCmdUI);
afx_msg void OnUpdateFilePrint(CCmdUI* pCmdUI);
afx_msg void OnKeyDown();
afx_msg void OnKeyEnd();
afxjnsg void OnKeyHome () ;
afx_msg void OnKeyLeftt);





afx_msg void OnUpdateCaptureParamters(CCmdUI* pCmdUI); 
afx_msg void OnCameraLoadvideoprocessor(); 
afx_msg void OnCameraParameters();
afx_msg void OnUpdateCameraParameters(CCmdUI* pCmdUI); 
afx_msg void OnEditCopyO ;
a£x_msg void OnupdateEaitCopy(CCmdUI* pCmdUI); 
afx_msg void OnSizetUIOT nType, int cx, int cy) ;
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♦ifndef _DEBUG I I debug version in LarchCptView.cpp 
inline CLarchCptDoc* CLarchCptView::GetDocument()
{ return (CLarchCptDoc*)m_pDocument; )
♦endif
m  I  m m  m  n  u n  n  I  i i i i i i i i i i i i  m u m  n  m u  m u  u u  n  m i n i u m  m  u
//{{AFX_INSERT_LOCATION}}
// Microsoft Developer Studio will insert additional declarations inmediately 













♦define new DEBUG_NEW 
♦undef THIS.FILE
static char THIS.FILE [] = _FILE_;
♦endif
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ON.CCMMAND (ID_KEY_UP, OnKey Up)
ON.COMMAND (ID.CAPTURE.PARAMTERS, OnCaptureParamters)
ON.UPDATE_COMMAND.UI (ID.CAPTURE.PARAMTERS, OnUpdateCaptureParamters) 
ON.COMMAND(ID.CAMERA.LOADVIDEOPROCESSOR, OnCameraLoadvideoprocessor) 
ON.CCMMAND(ID.CAMERA.PARAMETERS, OnCameraParameters)
















BOOL CLarchCptView:: PreCreateWindow (CREATE STRUCT St cs)
(
// TODO: Modify the Window class or styles here by modifying 
I I the CREATESTRUCT cs
return CScrollView::PreCreateWindow(cs);
)
/////////////////////// /// /// /// /// /// /// // /// /// /// /// /// /// /// z// /// /// /// / 
// CLarchCptView drawing
void CLarchCptView: :OnDraw(CDC* pDC)
{
CLarchCptDoc* pDoc = GetDocument();
ASSERT.VALID(pDoc);




l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I CLarchCptView diagnostics
tifdef .DEBUG
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////////////////////// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// // 
// CLarchCptView message handlers
/* Erase background where there is no image */
BOOL CLarchCptView::OnEraseBkgnd(CDC* pDC)
(
// TODO: Add your message handler code here and/or call default
CBrush br( GetSysColort COLOR.WINDOW ) );
FillOutsideRect( pDC, &br );
return TRUE; // Erased
}
/* Update gray value of where the mouse pointer is on the image */ 
void CLarchCptView::OnMouseMove(UIOT nFlags, CPoint point)
C
// TODO: Add your message handler code here and/or call default 
CPoint scroll =GetScrollPosition();
scroll = scroll +■ point;
// TRACE2I”Point: %d, %d\n”,scroll.x,scroll.y);
CSize size=GetTotalSize();
if (scroll.x <= size.cx && scroll.y <= size.cy)
C
CLeurchCptDoc* pDoc = (CLarchCptDoc*)GetDocument() ; 













// TODO: Add your message handler code here
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I I  TODO: Add your specialized code here and/or call the base class
mjnovetobottom=FALSE;
CLarchCptDoc* pDoc = GetDocument();
ASSERT_VALID(pDoc);
/* Update scroll bars */
SetScrollSizes(MM_TEXT, pDoc->m_image->GetScrollSize());
i
/* Update follow capture flag */ 
void CLarchCptView: :OnCaptureScroll()
C
I I TODO: Add your command handler code here 
mjnovetobottom = ! mjnove tobo t tom;
>
/* Update capture flag button */
void CLarchCptView::OnUpdateCaptureScro11(CCmdUI* pCmdUI)
{




/* Process capture start command */ 
void CLarchCptView: :OnCaptureStart()
{
// TODO: Add your command handler code here 




/* Update capture start button */
void CLarchCptView::OnUpdateCaptureStart(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here 
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pCmdUI->Bnable(theApp.Camera->CanStartCapture(pDoc,0 /*paoc something*/));
}
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/* Process capture stop command */ 
void CLarchCptView: :OnCaptureStop()
C
// TODO: Add your command handler code here 
theApp. Camera->StopCapture (GetDocument ());
theApp.StatusBarCapture)theApp.Camera->CanStopCapture(GetDocument()));
}
/* Update capture stop button */
void CLarchCptView::OnUpdateCaptureStop(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here 
pCmdUI->Enable(theApp.Camera->CanStopCapture(GetDocument()));
}
/* Disable printing */
void CLarchCptView::OnUpdateFilePrint(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here 
pCmdUI->Enable(FALSE);
}
/* Move display pointer down a 10th of the client height for down key */ 
void CLarchCptView::OnKeyDown()
(
// TODO: Add your command handler code here 






/* Move to bottom for end key */ 
void CLarchCptView: :OnKeyEnd()
(





/* Move to top for home key */ 
void CLarchCptView: :OnKeyHome()
(




/* Move display pointer left a 10th of the client width for left key */ 
void CLarchCptView: :OnKeyLeft()
C
// TODC: Add your command handler code here 
CPoint point = GetScroilPositionO ;
CRect rect;
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GetClientRect(&rect);
point. x-=rect. Width () /10 
ScrollToPosition(point);
}
/» Move display pointer up client height for page up key */ 
void CLarchCptView::OnKeyPagedownO 
(
I I  TODO: Add your command handler code here 
CPoint point = GetScrollPositionO ;
CRect rect;
GetClientRect(&rect);
point .y+=rect .Height () ;
ScrollToPosition(point);
}
/* Move display pointer down client height for page down key '/ 
void CLarchCptView::OnKeyPageup0 
(
// TODO: Add your command handler code here 






/* Move display pointer right a 10th of the client width for righ */ 
void CLarchCptView::OnKeyRight()
// TODO: Add your command handler code here 







/ * Move display pointer up a 10th of the client height for up key */ 
void CLarchCptView::OnKeyUp()
{
// TODO: Add your contnand handler code here 
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/* Update document view and set scroll bar sizes */
void CLarchCptView: :OnUpdate (CView* pSender, LPARAM lHint, CObject* pHint)
{
I I TODO: Add your specialized code here and/or call the base class 




/* Update display and move to bottom if necessary */ 
void CLarchCptView: :MoveToBottom(int start, int end)
{
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument 0 ;
SetScrollSizes (MM_TEXT, pDoc->m_image->GetScrollSize ()) ;




/* Figure out what portions of the image must be updated */ 
if (start<end)
(



















InvalidateRect (work, FALSE) ,-
}
/* If set, move the display to the bottom to the current capture line */ 
if (m_movetobottom==TRUE)
{
CPoint point = GetScrollPositionO; 
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/* Open dialog for modifying video processor parameters */ 
void CLarchCptView: :OnCaptureParamters ()
{
I I  TODO: Add your conmand handler code here 
CLarchCptDoc* pDoc = (CLarchCptDoc*) GetDocument () ;
pDoc->CaptureParameters();
}
/* Update UI settings for button */
void CLarchCptView: :OnUpdateCaptureParamters(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here 
CLarchCptDoc* pDoc = (CLarchCptDoc*) GetDocument () ;
pCmdUI->Enable(theApp.Camera->CanStartCapture(pDoc,0)) ;
}
/* Open dialog for loading video processor module */ 
void CLarchCptView: :OnCameraLoadvideoprocessor()
(
// TODO: Add your command handler code here 
theApp.Camera->LoadProcessor( ) ;
}
/* Open camera settings dialog box */ 
void CLarchCptView: :OnCameraParameters()
(
// TODO: Add your command handler code here 
theApp. Camera->SetParams () ;
}
/* Update UI settings for button */
void CLarchCptView::OnUpdateCameraParameters (CCmdUI* pCnvdUI)
{
I I  TODO: Add your command update UI handler code here 
pCmdUI->Enable (theApp. Camera->CanStartCapture (GetDocument 0,0));
)
/* Copy capture data to windows clipboard */ 
void CLarchCptView: :OnEditCopy()
(
// TODO: Add your command handler code here 
CDC *pDC;
/* Try to open clipboard */ 
if (OpenClipboardO )
{
/* Clean it first */
EmptyClipboardO ;
/* get a draw context */ 
pDC = GetDCO ;
/* locate our parent document */
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument0 ;
/* Call sub class */ 
pDoc->m_image->CopyAll (pDC) ;
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/* Release draw context: */
ReleaseDC(pDC);





/* Beep if we can't open the clipboard */ 
MessageBeep(0),-
}
/* Update copy all button if sub class says we can */ 
void CLarchCptView::OnUpdateEditCopy(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here 
pCmdUI->Enable(TRUE);
}
/* When window is resized, set a flag to indicate a repaint */ 
void CLarchCptView::OnSize(UINT nType, int cx, int cy)
C
m_repaint = TRUE;
CScrollView::OnSize(nType, cx, cy) ,-
D.5.9 CLarchCptDoc Class 
D.5.9.1 LarchCptD oc.h
// LarchCptDoc.h : interface of the CLarchCptDoc class
//
/////////////////////////////////////////////////////////////////////////////
#if !defined(AFX_LARCHCPTDOC_H 762CC6BA^27B4_11D2_A11D_000QC0059AB9 INCLUDED.)
♦define AFX_LARCHCPTDOC_H 762CC6BA_27B4_11D2_A11D_0000C0059AB9 INCLUDED.
♦if _MSC_VER >= 1000 
♦pragma once
♦endif H  _MSC_VER >= 1000
class CLarchCptDoc : public CDocument 
C
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// Overrides
// ClassWizard generated virtual function overrides 
/ / ((AFXVIRTUAL (CLarchCptDoc) 
public:
virtual BOOL OnNewDocument () ; 
virtual void Serialize(CArchiveS ar) ; 
virtual void OnCloseDocument(); 




void UpdateForCapture(int start, int end); 
void CaptureParameters(); 
void StartCapture(); 
void TAddDatafBYTE *data, int total);
BOOL InitDocument(); 
int m_linelength;
CImage 'rtu image; 
virtual -CLarchCptDoc();
#ifdef _DEBUG
virtual void AssertValidO const; 
virtual void Dump(CDumpContext& dc) const;
#endif
protected:
// Generated message map functions 
protected:
//({AFX_MSG(CLarchCptDoc)
// NOTE - the ClassWizard will add and remove member functions here.










void (*m_processorgpb)(void *,BYTE *);
DWORD (*nLprocessorg)(void *,int *, BYTE *); 




I I  BOOL m_processorad;
BYTE *(*m_processorgfb)(int *);
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//{{AFX.INSERT.LOCATION}}
// Microsoft Developer Studio will insert additional declarations immediately 
before the previous line.
#endif //
! defined (AFX.LARCHCPTD0C_H_762CC6BA_27B4.11D2 JVllD_QO0OCOO59AB9 INCLUDED.)
D.5.9.2 LarchCptDoc.cpp











♦define new DEBUG_NEW 
♦undef THIS.FILE
static char THIS.FILE[] = _FILE_;
♦endif





// NOTE - the ClassWizard will add and remove mapping macros here.
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return FALSE;
// TODO: add reinitialization code here 
// (SDI documents will reuse this document)
/* Set up an empty document */ 
m_image = NULL;
m_linelength = 508; /* any size really */ 
int check=0;
// m_processordll = AfxLoadLibrary(“. .WLineupWDebugWLineup.vpr') ;
// m_processordll = AfxLoadLibrary(". .WFocusWDebugWFocus.vpr") ;
// m_processordll = AfxLoadLibrary(“. .WMinmaxWDebugWMirunax.vpr') ;
/* get DLL entry point V
m_processordll = AfxLoadLibrary(theApp.Camera->GetDefaultProcessor0);
/* Make sure it exists */
if (!m_processordll) return FALSE;
int (’pds)(void);
int (* id)(BYTE *);
int (*gt)(char *,int);
/* Set local pointer to setting up Private Data Size function */ 
pds = (int (*)(void))GetProcAddress(m_processordll,'PrivateDataSize');
/* Set local pointer to Initialize Data function */
id = (int (')(BYTE*))GetProcAddress(m_processordll,"InitData”);
/’ Set pointer to Start Data function */
m_processorsd = (void (*)(void *)IGetProcAddress(nuprocessordll,'StartData'); 
/* Set pointer to Add Data function */ 
m_processorad = (BOOL (*)(void *, BYTE int *, void 
*))GetProcAddress(m_processordll,'AddData');
/* Set pointer to Get FPGA Bitmap function ' /  
m_processorgfb = (BYTE* (*)(int 
*) (GetProcAddress(m_processordll, 'GetFPGABitmap1’) ;
/* Set local pointer to Get Title function */
gt = (int (*)(char *,int))GetProcAddress(m_processordll,'GetTitle');
/* Set pointer to Get Default Parameters function */ 
m_processorgdp = (void (*)(void *,int 
*))GetProcAddress(m_processordll,'GetDefaultParams');
/* Set pointer to Generate function */ 
m_processorg = (EWORD (*)(void *,int *, BYTE 
*))GetProcAddress(m_processordll,'Generate*);
/* Set pointer to Get Parameter function */ 
m_processorgpb = (void (*)(void *,BYTE 
*))GetProcAddress(m_processordll,'GetParamBlock');
/* Make sure all pointers are valid before continuing */
if (pds && id && m_processorad && m_processorgfb && gt && m_processorgdp && 
m_processorg && m_processorgpb)
C
/* Allocate private data size */
/* DLL can't have it's one memory management, we must provide it */ 
int size = pds () ; 
if (size)
{
m_processorpd = new BYTE[size];
ASSERT(m_processorpd) ;
}
/* Call initialize data function with more memory */
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size = id(m_processorpd) ; 
if (size)
{
m_processorpb = new BYTE[size];
ASSERT(m_processorpb);
}
/* Set processor name */
gt(m_processomame, sizeof (m_processomame) -1) ; 
GetProcessorParams();
SetProcessorParams();
/* Set new line length based on the the paramters */ 




/* If anything fales, release memory */ 
if (!check)
C
if (m_processorpd) delete m_processorpd; 




/* Initialize the document */ 

















// TODO: add loading code here
}
}
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I  
I I  ClarchCptDoc diagnostics
#ifdef _DEBUG
void ClarchCptDoc::AssertValid() const
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m_tcurrentline = 0; 
m_tcurrentoffset = 0; 
m_t synced = 0;
/* Create image if line length is not zero */ 
if (m_linelength >= 0 )
{




m_image = NULL; 
return FALSE;
}
/* Set window name */




/* Close document ' /
void CLarchCptDoc::OnCloseDocument()
C
// TODO: Add your specialized code here and/or call the base class 
/* Destory image */ 




/* Delete processor data */ 
m_image = NULL;
if (m_processorpd) delete m_processorpd; 
if (m_processorpb) delete m_processorpb;
/* Unload DLL */
AfxFreeLibrarytm_processordll);
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/* Go on with MFC function */
CDocument::OnCloseDocument();
}
/* Temporary function, but it works now */
/* Process incoming data from camera to video processor */ 
void CLarchCptDoc::TAddData(BYTE *data, int total)
(
BOOL go=TRUE; 
int left = total;
BYTE *point = data; 
lineinfo li;
CXmageline *line=NULL; 
int start = m_tcurrentline; 
int end;
/* Keep going until all data has been processed */ 
while (go == TRUE)
(
/* Get pointer to new line and expand if necessary */ 
line = new CImageline(m_image, m_tcurrentline, TRUE);
/’ Create structure to be passed to decompressor */ 
li.data = 1ine->m_pointer; 
li.line = m_tcurrentline;
/* Decompress a line */
go = m_processorad(m_processorpd,&point,(itleft,Scli) ; 
delete line;
/* 4096 lines on the drum  If we don't have this, we will run out */
/* of memory REALLY fast! */ 
m_tcurrentline = (li.line) % 4096;
)
end = m_tcurrentline;
/* Update display of what was changed/added * /
UpdateForCapture(start,end);
)
/» Update all views of the document */
void CLarchCptDoc::UpdateForCapture (int start, int end)
{
POSITION pos = GetFirstViewPositionO ;
while (pos != NULL)
{
CLarchCptView* pView = (CLarchCptView*) GetNextView(pos); 
pView->MoveToBottom (start, end) ;
}
/* Set the document based on the title of the video processor */ 
void CLarchCptDoc::SetTitle(LPCTSTR IpszTitle)
C
// TODO: Add your specialized code here and/or call the base class 
CString oldtitle(IpszTitle);
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if (ra_oldtitle != oldtitle)
{
m_pldticle = oldtitle;









/* Get size and pointer of FPGA bitstream * /  
data = m_processorgfb(&size) ;
/* make sure we have a valid FPGA bitstream */ 
if (data)
(
/* Program the FPGA */
if (theApp.Camera->LoadFPGA(data, size,m_processomame) ==TRUE) 
{
/» Processor start incoming data */ 
m_processorsd(m_processorpd) ;
TRACEO("Sending CodedVn');
/* Set coded data */ 
theApp.Camera->SendCoded(m_coded) ;
TRACEO("Starting Capture\n”);






/* Get new paramters from user, called by UI */ 
void CLarchCptDoc: :CaptureParameters ()
(
/* Call dialog function */
CParams *proc = new CParams(NULL,m_processorpb);
/* Pass parameters to the dialog */ 
proc->SetParams(m_params) ;
/* Proceed through dialog to process user functions */ 
proc->DoModal();
/* Get parameters from the dialog */ 
proc->GetParams(m_params);
delete proc;
/* Save processor parameters in registry immediately */ 
SetProcessorParams();
/* Check new line length, set FPGA encoded bytes */ 
int a = m_processorg (m_processorpd, m_params, m_coded) ;
TRACE1("New linelength=%d\n*,a);
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/* If different from before, generate a new image */ 
if (a != m_linelength)
(
m_linelength = a;
/* Delete old image */ 
if (m_image) delete m_image;
/* Create new image */
m_image = new CImage(m_linelength);











/* Generate KEY name */ 




TRACElC'No parameters stored for %s, using 
defaults. \n” ,m_processomame) ;








/* Set processor defaults into the registry */
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D.5.10 Camlnt Class 
D.5.10.1 C am lnt.h




♦define AFX_CAMINT_H 0B50 8AD1_296A_11D2_A11E_Q000C0059AB9 INCLUDED_
♦include “Physical.h"// Added by ClassView 
♦if _MSC_VER >= 1000 
♦pragma once









BOOL LoadFPGA(BYTE ‘bitmap, int size, char ‘name); 
void SigKBYTE ‘indata, DWORD bytesreceived) ,- 
void BusResetO;
BOOL CanStartCapture(CDocument *doc, int width);























// Camlnt.cpp: implementation of the CCamlnt class.
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static char THIS_FILE [ ] =_FILE_;







/* Setup some variable */ 
m_capdoc = NULL;
/* Physical object created already, should have the number of cameras */ 
m_units = m_physical.NumberOfCameras(); 
m_eventcount = 0;






BOOL CCamlnt:rStartCapture(CDocument * doc)
C
/» Start capture if there is a document available */ 





m_capdoc = doc,* 
m_lasttime = 0;
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BOOL CCamlnt::StopCapture(CDocument * doc)
C
/* Stop capture if there is a document available */ 














/* Stop capture bypassing document check */
StopCapture(m_capdoc);
}
/* Update UI Capture stop button V
BOOL CCamlnt: :CanStopCapture(CDocument * doc)
C
if (m_capdoc != doc) return FALSE; 
return TRUE;
)
/* Update UI Capture start button */
BOOL CCamlnt: :CanStartCapture(CDocument * doc, int width)
{
if (m_capdoc != NULL) return FALSE; 
if (m_units < 1) return FALSE; 
return TRUE;
)




/* Remove all unprocessed messages */ 
theApp.RemoveCaptureMessages();
/* Wait a sec * /
Sleep(1000);
/* Get the number of cameras */ 
m_units = m_physical.NumberOfCameras();
/ *  Set the current processor off, so the FFGA. algorithm will be reloaded */
m_currentprocessor[0]=0;
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/* More messages may have appeared, clear them */ 
theApp. RemoveCaptureMessages();
}
/* Process message signal generated by other thread */ 
void CCamlnt::Sigl(BYTE 'indata, EWORD bytesreceived)
{
time_t ltime;
/* Find out what the average throughput */ 
time ( Scltime ) ;
m_eventcount++;




if ((m_eventcount & 63)==0)
{
TFACE1("Average throughput: %lfkb/s\n”,(double)rn_bytesin/(Itime- 
m_lasttime)/1024.0);










/* F.ecord incoming data for debugging */
/*
FILE *out;






/* Get document pointer */
CLarchCptDoc *doc = (CLarchCptDoc*) m_capdoc;
/* Stop capture immediately for debugging * /
// StopCaptureNow();
/* Call the routine to process the data */ 
doc->TAddData( indata, bytesreceived) ,-
)
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/* Load Che FPGA algorithm to the camera */
BOOL CCamlnt: :LoadFPGA(BYTE ’bitmap, int size, char ’name)
{
/* If the algorithm is already loaded, just send the parameters */ 
if (strcmp(name,m_currentprocessor)==0)
{
m_physical .SendParams (m_params) ; 
return TRUE;
)
/* Use physical layer to load the bitmap */ 




/* Remember the name of the processor */ 
strcpy(m_currentprocessor,name) ;






// BYTE test[32] = "This is a test of the fpga RAM!';
// RAM data for Fuzzy algorithm 
BYTE test[32] = {
0xf8, Oxfc, 0xf8, Oxfc, 0xf8, Oxfc, 0xf8, Oxfc,
0xf8, Oxfc, 0xf8, Oxfc, 0xf8, Oxfc, 0xf8, Oxfc,
Oxfc, Oxfc, Oxfc, Oxfc, Oxfc, Oxfe, Oxfc, Oxfe,
Oxfc, Oxfe, Oxfc, Oxfe, Oxfc, Oxff, Oxfc, Oxff
) ;
/*
// All zeros 
BYTE test[32] = {
0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 





// All ones 
BYTE test[32] = {
Oxff, Oxff, Oxff, 
Oxff, Oxff, Oxff, 




0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00
Oxff, Oxff, Oxff, Oxff, Oxff, 
Oxff, Oxff, Oxff, Oxff, Oxff, 
Oxff, Oxff, Oxff, Oxff, Oxff, 
Oxff, Oxff, Oxff, Oxff, Oxff
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/*





/* Send LUT to FPGA */ 
m_physical.SendLUT(test) ;
/* Send parameters about algorithm */ 
return m_physical.SendCoded(coded);
}
/* Let the user select a processor from the disk */
BOOL CCamlnt::LoadProcessor()
(
/* Create a file dialog box to look for vpr files */
CFileDialog dialog! TRUE, "vpr”, NULL,
OFN_HIDEREADONLY | OFN_EXPLORER | OFN_FILEMUSTEXIST | OFN_PATHMUSTEXIST, 
"Video Processor Files (*.vpr)|*.vpr||", NULL ) ;
/* Set the title */
CString title("Load Video Processor'); 
dialog.m_ofn.IpstrTitle = title;









/' Try to open the DLL */
HINSTANCE dll;
dll = AfxLoadLibrary(file) ;
if (dll)
(
/* Get DLL name and path and save it as default for the application */ 
int (*gt)(char *,int);
gt = (int (*)(char *,int))GetProcAddress(dll,'GetTitle'); 
if (gt)
(
gt(pn,sizeof (pn)-l) ,- 
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}
/* If it didn't work, tell the use and do nothing */ 
if (check)
{















/* Default processor name and path */
si = theApp.GetProfileStringt"Defaults','ProcessorName',"); 
s2 = theApp.GetProfileString("Defaults','ProcessorPath',");
/* Gain and offset of the two channels '/ 
m_params(0] = theApp.GetProfilelnt("Defaults','Gainl',350); 
m_params[1] = theApp.GetProfileInt("Defaults','Gain2',133); 
m_params[2] = theApp.GetProfilelnt("Defaults','Offsetl',100); 
m_params(3] = theApp.GetProfileInt("Defaults','Offset2',32);
/'If there is no default processor do nothing, wait for user to pick one */ 






m_defaultprocessorname = si; 
m_defaultprocessorpath = s2;
)
/* Set the camera defaults to the registry */ 
void CCamlnt::SetDefaults()
theApp.WriteProfileString("Defaults', 'ProcessorName',irudefaultprocessomame) ;
theApp.MriteProfileString("Defaults', 'ProcessorPath',m_defaultprocessorpath) ; 
theApp.WriteProfilelnt("Defaults','Gainl'.mjparams[0]); 
theApp.WriteProfileInt(*Defaults','Gciin2',in_parains[l]); 
theApp .WriteProf ilelnt ("Defaults', 'Of fsetl' ,m_params [2]) ; 
theApp.WriteProfileInt("Defaults','Offset2',m_params[3]);
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/* Dialog handle for camera parameters */ 
void CCamlnt::SetParams()
C
/* Create dialog * /
CCamParams *proc = new CCamParams(NULL) ;
/* Set parameters */ 
proc->SetParams(m_params);
/•Do dialog */ 
proc->DoModal();
/* Get those parameters •/ 
proc->GetParams(m_params);
/* Send the to the camera */ 
m_physical. SendParams (m_params) ;
delete proc;
}
D.5.11 Physical Class 
D.5.11.1 Physical.h





#if _MSC_VER >= 1000 
♦pragma once


















struct microraw raw; 
struct microform form;
};
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BOOL WaitForComplete(int camera, UINr mask, DWORD ’value);





BOOL LocklSOChannel () ,-
BOOL AsyncWriteBlock(int camera,unsigned int address, int size, DWORD ’data); 
BOOL AsyncReadBlock(int camera,unsigned int address, int size, DWORD ’data); 
BOOL AsyncLockfint camera, unsigned int address, DWORD valuel, DWORD value2, 
DWORD ’result);
BOOL AsyncWrite(int camera, unsigned int address, DWORD value);






1 1 Physical.cpp: implementation of the CPhysical class.
//
// Implementation of all 1394 conmands and functions
//
I I NOTE: this code only assumes one host adapter; there could be many.
//
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static char THIS_FILE[]= FILE ;
♦define new DEBUG_NEW 
♦endif
const int AUTORESET_EVENT = 0; 
const int MANUALRESET_EVENT = 1; 
const int NONSIGNAL= 0; 
const int SIGNAL = 1;
/* Swap words for Intel LSB to Motorola MSB */
♦define SWAPWOElD(x) MAKEWORD(HIBYTEtx), LOBYTE (x))
♦define SWAPLONG(x) MAKELONG(SWAPWORD(HIWORD(x)) , SWAPWORD(LOWORD(x)))
// thread to monitor 1394 events 
UINT Monitor1394Events(LPVOID lpVoid);
UINT Monitorl394IsoEvents(LPVOID lpVoid);
// DSP memory location for async command to conmand buffer 
♦define CAMERACOMMAND 0x10600
/* Set buffer sizes */
♦define BUFFERPACKET 512 
♦define BUFFERTOTAL 65536*2
// Number of maximum retries 
♦define RETRY1394 2 
// Timeout for retries 
♦define TIMEOUT1394 100
// Use 100Mbps 
♦define ISOSPEED S100
////////////////////////////////////////////////////////////✓///////// 
I I Construction/Destruction 




m_resetrun = TRUE; 
m_resetstopped = FALSE; 
m_resetthread = NULL;
BYTE number;
/* Create a 1394 bus reset thread if a card exists */ 
if (GetPAPISupportlnfo (Snumber) ==PAPI_NOERROR)
(
m_resetthread = AfxBegirrThread(Mbnitorl394Events, this) ;
}
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m_resetrun = FALSE; 
m_resets Copped = TRUE;
}





// Destroy camera list 
m_handles.RemoveAll(),-








/* Becareful modifying the 1394 transaction routines. The kernel can */
/* crash if these operations are not done properly. */
/* Send an asynchronous read comnand to the camera ' /
BOOL CPhysical::AsyncRead(int camera, unsigned int address, DWORD * value)
C
int r=0;
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() );
/* Create command structure */
PRB_EXEC_ASYNC Prblo;




/* Setup structure */
memset(pPrbIo, 0, sizeof(PRB_EXEC_ASYNC));
DWORD data;
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC^ ASYNC_CMD; 
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera); 
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL); 
ASSERT (hEvent) ;
/* addresses are set to the upper memory: OxFFFFFXxxxxxx */
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pPrbIo->PRB_SBC_Header. Overlappedlnf o. hEvent = hEvent; 
pPrblo->Mode = PHJ\SYNC_READ_REQUEST ; 
pPrbIo->TargetDeviceAddressHi = OxFFFF; 
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address; 
pPrbIo->HA_Buf_Ptr = (EWORD) fcdata; 
pPrbIo->TotalXfrLen = sizeof(DWORD);
/ * setup abort structure */
PRBJTOABORT abort;
memset(iabort, 0, sizeof(PRBJTOABORT)); 
abort.PRB_SBC_Header.Cmd = P_ABGRT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = m_handles.GetAt(camera);
abort.PRB_SBC_Header.HaNum =0; // fix this
abort.PRB_ToAbort = pPrblo;
// Wait until the data returned
if ( SendPAPICommand (pPrblo) == PAPI_ERROR )
(
/* Error occured, send abort cortmand to kernel */ 
if ( SendPAPICommand(fcabort) != PS_COMP )
{










dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
(
/* Error occured, send abort cortmand to kernel */ 
if ( SendPAPICommand(Sabort) != PS_COMP )
{





// Close event and buffer but this is very dangerous. 
CloseHandle(hEvent);





/* swap byte order since this is an intel processor */
*value = SWAPLONG(data);
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}
TRACEO("Async read returned fail.\n') ; 
return FALSE;
}
/* Send an asynchronous lock swap command to the camera */




/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize 0 ) ;
/* Create command structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &Prblo;
ASSERT ( pPrblo );
while (r<RETRY1394)
C
/* Setup structure */
memset(pPrblo, 0, s izeo f(PRB_EXEC_ASYNC));
pPrbXo->PRB_SBC_Keader.Cmd = P_EXEC_ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAtlcamera);
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event '/
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL);
ASSERT(hEvent);
/* addresses are set to the upper memory: OxFFFFFxxxxxxx »/ 
pPrbIo->PRB_SBC_Header.OverlappedInfo.hEvent = hEvent; 
pPrbIo->Mode = PM_ASYNC_LOCK_REQUEST;
pPrbIo->Extend_tCode = PEJiASK_SWAP; // PE_WRAP_ADD; // PE_BOUNDED_ADD;
// PE_FETCH_ADD; //PE_MASK_SWAP; // PE_COMPARE_SWAP;
pPrbIo->TargetDeviceAddressHi = OxFFFF; 
pPrbIo->TcirgetDeviceAddressLo = OxFOOOOOOO | address;
// New value 
DWORD dwHaBuf[2];
DWORD* pdwHaBuf = dwHaBuf;
ASSERTt pdwHaBuf );
pdwHaBuf(0] = SWAPLONG(valuel); 
pdwHaBuf[1] = SWAPLONG(value2);
pPrbIo->HA_Buf_Ptr = (DWORD)pdwHaBuf ; 
pPrbIo->TotalXfrLen = sizeof(DWORD)*2;
/* setup abort structure */
PRBJTOABORT abort;
memset(&abort, 0, sizeof(PRBJTOABORT)); 
abort.PRB_SBC_Header.cmd = P_JABCRT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = ujhandles.GetAt (camera);
abort.PRB_SBC_Header.HaNum =0; // fix this
abort. PRBJToAbort = pPrblo;
Second Generation System Software Code Main PC Host Software Code 519
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University of Windsor
// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort command to kernel */ 
if ( SendPAPICommand(Sabort) != PS_COMP )
C










dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394); 
if ( WAIT_OBJECT_0 ! = dwStatus )
C
/* Error occured, send abort command to kernel */ 
if ( SendPAPICommandt&abort) != PS_COMP )
(





// Close event and buffer but this is very dangerous. 
CloseHandle (hEvent) ,-





if (result) ‘result = SWAPLONGtpdwHaBuf[0]);






TRACEO("Async lock returned fail.\n'); 
return FALSE;
}
/* Send an asynchronous write conmand to the camera * /
BOOL CPhysical::AsyncWrite(int camera, unsigned int address, DWORD value) 
{
int r=0;
/* Make sure the camera exists */
ASSERT! camera < m_handles.GetSize() );
/* Create command structure */
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PRB_EXECJA£VNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &PrbIo;
ASSERT ( pPrblo ) ;
while (r<RETRY1394)
{
/* Setup structure */
memset (pPrblo, 0, sizeof (PRB_EXEC_JASYNC)) ;
DWORD data = SWAPLONG(value);
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD; 
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera); 
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL); 
ASSERT(hEvent);
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
/* addresses are set to the upper memory: OxFFFFFxxxxxxx */ 
pPrbIo->Mode = PM_ASYNC_WRITE_REQUEST; 
pPrbIo->TargetDeviceAddressHi = OxFFFF; 
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address; 
pPrbIo->HA_Buf_Ptr = (DWORD) Stdata; 
pPrbIo->TotalXfrLen = sizeof(DWORD);
/* setup abort structure */
PRB_TOABORT abort;
memset(&abort, 0, s izeo f(PRBJTOABORT)); 
abort.PRB_SBC_Header.Cmd = P_ABORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = m_handles.GetAtfcamera);
abort.PRB_SBC_Header.HaNum =0; I I fix this 
abort.PRBJToAbort = pPrblo;
// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
(
/* Error occured, send abort cortmand to kernel */ 
if ( SendPAPICommand (&abort) != PS_COMP )
{









// Wait for the result to come back within certain amount of time 
DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{
/* Error occured, send abort command to kernel */ 
if ( SendPAPICommand (&abort) != PS_COMP )
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{
TRACEO("Async write failed in KERNEL! Could not Abort -
Leaving...\n*);
CloseHandle (hEvent) ; 
return FALSE;
}
// Close event and buffer but this is very dangerous.
CloseHandle(hEvent);










TRACEO(“Async write returned fail.\n"); 
return FALSE;
}
/* Send an asynchronous read block cortmand to the camera '/
BOOL CPhysical::AsyncReadBlock(int camera, unsigned int address, int size, DWORD 
* data)
C
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() ),-
/* Create command structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &PrbIo;
ASSERT ( pPrblo );
DWORD temp[128];
/* Setup structure */
memset(pPrblo, 0, sizeof(PRB_EXEC_ASYNC));
pPrb!o->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD; 
pPrbIo->PRB_SBC_Header.DevHandle = m_hancU.es.GetAt(camera) ; 
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVEHT, NONSIGNAL, NULL);
ASSERT(hEvent);
/» addresses are set to the upper memory: OxFFFFFxxxxxxx * /  
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent; 
pPrbIo->Mode = PM_ASYNC_READ_REQUEST; 
pPrbIo->TargetDeviceAddressHi = OxFFFF; 
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address; 
pPrbIo->TotalXfrLen = sizeof(DWORD)*128; 
pPrbIo->HA_Buf_Ptr = (DWORD) tarp;
/* setup abort structure •/
PRBJTOABORT abort;
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memset (&abort, 0, sizeof (PRBJTOABORT j);
abort.PRB_SBC_Header.Cmd = PJ\BORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = mjiandles.GetAt(camera),
abort.PRB_SBC_Header.HaNum = 0; I I  fix this
abort.PRBJToAbort = pPrblo;
I I  128 quads in each block 
int blocks = size »  7; 





if (i==blocks) pPrbIo->TotalXfrLen = sizeof(EWQRD)*rem;
// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort command to kernel */ 
if ( SendPAPICommand(&abort) != PS_C0MP )
{











dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{
/* Error occured, send abort conmand to kernel */ 
if ( SendPAPICommand(&abort) != PS_COMP )
{





// Close event and buffer but this is very dangerous.
CloseHandle(hEvent);









pPrb!o->TargetOeviceAddressLo »= sizeof(DWORD)*125; 
data += 128;
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/* Send an asynchronous write block comnand to the camera */
BOOL CPhysical::AsyncWriteBlock(int camera, unsigned int address, int size, 
DWORD * data)
{
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() );
/* Create comnand structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &Prblo;
ASSERT( pPrblo );
memset(pPrblc, 0, sizeof(PRB_EXEC_ASYNC));
/* Problems with Adaptec Card with block writes more than 4 bytes */
/* When resolves, adjust this value. */
♦define writeblocksize 4
DWORD temp[writeblocksize];
/* Setup structure */
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD; 
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera); 
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL); 
ASSERT(hEvent);
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
/* addresses are set to the upper memory: OxFFFFFxxxxxxx */ 
pPrbIo->Mode = PM_ASVNC_WRITE_REQUEST ; 
pPrbIo->TargetDeviceAddressHi = OxFFFF; 
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address; 
pPrbIo->TotalXfrLen = sizeof(DWORD)‘writeblocksize; 
pPrbIo->HA_Buf_Ptr = (DWORD)temp;
/* setup abort structure */
PRBJTOABORT abort;
memset (Stabort, 0, sizeof (PRBJTOABORT)) ; 
abort.PRB_SBC_Header.cmd = PJVBORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = m_handles.GetAt(camera);
abort.PRB_SBC_Header.HaNum =0; // fix this
abort. PRBJToAbort = p Prblo;
int blocks = size / writeblocksize; 
int ran = size % writeblocksize; 
unsigned int j;
int i;
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for(i=0;i<blocks+(rem!=0);i++)
(





// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort cotnnand to kernel */ 
if ( SendPAPICommand(tabort) != PS_COMP )
{










// Wait for the result to come back within certain amount of time 
DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{
/* Error occured, send abort coiunand to kernel */ 
if ( SendPAPICommand(&abort) != PS_COMP )
{





I I Close event and buffer but this is very dangerous.
CloseHandle(hEvent);













/* Check the bus for all the cameras on the ij 34 BUS */ 
int CPhysical: -.NumberOfCameras ()
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BYTE number=0;




/* Quick hack for testing the single camera */
/* After a bus reset, the Adaptec function to read the cameras CSR ROM */ 
/* Directory is VERY SLOW (I can do it faster), they have yet to resolve
/* this problem... My guess is that they all task changing every time */
/* a quadlet is received. I have replicated the function myself and it
/* is much faster than their routine. */
/* We simple place the ID of our camera (OxOOOOdlOl 0x00000001) which can
/* be found in the DSP code. */




memsetl&sbcGetHandle, 0, sizeof(SBC_GET_HANDLE)); 
sbcGetHandle.PRB_SBC_Header.cmd = P_GET_HANDLE;
sbcGetHandle.PRB_SBC_Header.HaNum =0; // Adapter ID
sbcGetHandle.NodeUniqueID_HI = dwNodeUniqueldHi;
sbcGetHandle.NodeUniqueID_LO = dwNodeUniqueldLo;
if ( (BusConfig(isbcGetHandle) != PAPI_NOERROR) ||
(PS_COMP != sbcGetHandle.PRB_SBC_Header.Status) )
{
TRACEO("Could't get camera.\n*); 
return 0;
}
/* Add hanle to camera to list */
m_handles.Add(sbcGetHandle.PRB_SBC_Header.DevHandle);
// Bench mark async test at 100Mbps; 1.SMB/s in slave mode
time_t timel,time2;





fortj=0;j<l;]++) // 100 
for(i=0;i<l;i++) // 32 
{
a = AsyncReadBlocktO,0x20000,128*64,test); 
if (a)
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/* Get camera name */ 
out.form.length = 0; 
out.form, type = 6;
SendMicroPacket(0,iout,&in) ;
TRACE1("Camera Device is : %s\n”,in.form.data);
/* Get camera version */ 
out.form.length = 0; 
out.form.type = 5;
SendMicroPacket(0,iout,&in); 
in.form, data[4] = 0;
TRACEK "Camera Version is: %s\n’, in. form.data) ;
/* Get camera serial number */ 
out.form.length = 0; 
out.form, type = 8;
SendMicroPacket (0, Stout, &in) ;
TRACE1("Camera Serial is : %s\n',in.form.data);
/* Set camera parameters */ 
out.form.length = 6; 
out.form.type = 0x32; 
out.form.data[0] = 5; 
out.form.data[1] = 16; 
out.form.data[2] = 0; 
out.form.data[3] = 1; 
out.form.data[4] = 2; 
out.form.data[5] = 3;
SendMicroPacket(0,kout,&in);
/* Set camera speed parameters */ 
out.form.length = 5; 
out.form, type = 0x33; 
out.form.data[0] = 2; 
out.form.data[1] = 4; 
out.form.data[2] =6; I I 4 5 6 7 
out.form.data[3] = 16;
out.form.data[4] = in.form.data[1] & 0xf3 | 0x08; / / 0 4 8 c  
// out.form.data[4] = in.form.data[1] & Oxcf | 0x20;
SendMicroPacket(0,&out,&in);
/* Send other non-documented camera commands, change TDI stages, etc. * !
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/*
out.form, length = 2; 
out.form, type = 0x32; 
out.form, data[0] = 1; 










/* New thread to monitor bus resets */
UINT Monitorl394Events(LPVOID lpVoid)
{





// get monitor data 
mData = (CPhysical*)lpVoid,•
// get a pointer to the parent object 
CWnd 'pParent = (CWnd*)theApp.m_pMainWnd; 
if (! pParent) return 0;
// create an event
brEventHandle = CreateEvent(NULL, FALSE, FALSE, NULL); 
if (! brEventHandle) return 0;
mData->m_resecstopped = FALSE;




ZeroMemory (StbusEvent, sizeof (PRB_BUSEVENT)) ;
// setup papi comnands
busEvent.PRB_SBC_Header.Cmd= P_GET_BUS_EVENT;
busEvent.PRB_SBC_Header.HaNum= 0; I I fix this for multiple adapters 
busEvent.PRB_SBC_Header.Overlappedlnfo.hEvent = brEventHandle;
bus Event.BusEventBi tMap = BE_BUS_RESET;
I I  monitor event, if it fails perhaps ad retry code later (or will generic 
monitor thread handle it ?)
if (SendPAPICommand(&busEvent) != PAPI_NOERROR) 
breeik;
I I switch based on status
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// pre-set for proper loop function 
dwStatus = WAIT_TIMEOUT;
// keep looping until we are asked to terminate of the event
occurs.
while ((dwStatus == WAIT_TIMEOUT) && (mData->m_resetrun))
C
// wait for the event
dwStatus = WaitForSingleObject (brEventHandle, 1000);
// event is here
if (WAIT_OBJECT_0 == dwStatus)
pParent->PostMessage(WM_1394RESET);
) I I end while
break;
case PS_C0MP:
/* Send custom message to application message queue */ 
pParent->PostMessage(WM_1394RESET);
break;
} // end switch
} // end while
// close the handle 
CloseHandle(brEventHandle);
mData->m_resetstopped = TRUE;
TRACEO("ResetThread shutdown by request.\n’);
// exit thread 
AfxEndThread(0); 
return 0;
I * Another thread to monitor 1394 isochronous complete transactions */ 
UINT Monitorl394IsoEvents(LPVOID lpVoid)
{
int tempcount = 0; 
int 2;
♦define NumBuffers 16
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I I  get monitor data 
mData = (CPhysical*)lpVoid;
// get a pointer to the parent object 
CWnd 'pParent = (CWnd')theApp.m_pMainWnd; 
if (! pParent) return 0;




/* Allocate buffer pointers */
DWORD 'buffer[NumBuffers];
// create an event for each buffer 
for (z=0;z<NumBuffers;z++)
{
isoEventHandle[z] = CreateEvent(NULL, TRUE, FALSE, NULL); 
if (!isoEventHandle[z]) return 0; 
buffer[z] = new DWORD[BUFFERTOTAL/4]; 
if (!buffer[z]l return 0;
}
PRB_QUEUE_ISOCisoEvent[NumBuffers);





// setup papi coranands
isoEvent[z].PRB_SBC_Header.Cmd= P_QUEUE_ISOC_CMD;
isoEvent[zJ.PRB_SBC_Header.HaNum= 0; // fix this for multiple adapters










dwStatus = SendPAPICommand(ScisoEvent [z]) ; 
if ((PAPI_NOERROR I= dwStatus) || (PS.ERROR == 
isoEvent[z].PRB_SBC_Header.Status))
(
/* Leave if we couldn't complete the command */




/* Start isochronous receiving */
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IsocXtrl.PRB_SBC_Header.HaNum =0; // fix this 
IsocXtrl.Channel = 0;
dwStatus = SendPAPIConmandtStlsocXtrl) ; 
if (PAPI_NOERROR != dwStatus)
{
/* Leave if we couldn’t complete the command */
TRACEO(“Failure on 1!\n*); 
goto leave;
}
// loop for-ever until parent process says so 
while (mData->m_asyncrun)
(




while ( (dwStatus == WAIT_TIMEOUT) && (mData->m_asyncrun) )
{
// wait for the event
dwStatus = WaitForSingleObject(isoEventHandle[z], 1000);
// event is here 
if (WAIT_OBJECT_0 == dwStatus)
C
indata = (BYTE*)buffer[z];
/* Bytes received will be what we asked for */ 
received = BUFFERTOTAL;
/* Send a message to parent thread to process the data */ 
pParent-
>PostMessage(WM_CAMERASIGl, (LPARAM) indata, (LPARAM) received) ;
)
}





// setup papi commands
isoEvent[z1.PRB_SBC_Header.Cmd= P_QUEUE_ISOC_CMD;








isoEvencizi.CycleStart = 0; i i  don’t know
isoEvent[z].PrimaryXmitPayload = BUFFERPACKET;
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isoEvent[z].SecondaryXmitPayload = 0; 
isoEvent[z].IsocIoRequestFlags = 0; 
isoEvent[z].H?V_Buf_Ptr = (EWORD)buffer[z] ; 
isoEvent[zl.TotalXfrLen = BUFFERTOTAL;
I I  resec event
ResetEvent(isoEventHandle[z]);
dwStatus = SendPAPICommandt&isoEvent[z]); 
if ((PAPI_NOERROR != dwStatus) || (PS_ERROR == 
isoEvent[z].PRB_SBC_Header.Status))
{
/* Leave if we couldn't complete the command */ 










} // end while




memset(&abort, 0, s izeo f(PRB_TOABORT)); 
abort.PRB_SBC_Header.Cmd = P_ABORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle = 1;
abort.PRB_SBC_Header.HaNum =0; // fix this 
abort.PRB_ToAbort = iisoEvent[z];
// Wait until the data returned
if ( SendPAPICommand(kabort) != PS_COMP )
C
TRACEO("Failed to abort iso command.\n”);
}
TRACEO(" Iso conmand aborted.\n”);
Sleep(500);
leave:
/* Stop isochronous receiving */
memset (StlsocXtrl, 0, sizeof (PRB_STOP_ISOC)) ;
IsocXtrl.PRB_SBC_Header.Cmd = P_STOP_ISOC;
IsocXtrl.PRB_SBC_Header.HaNum =0; // fix this 
IsocXtrl.Channel = 0;
dwStatus = SendPAPICommand (ilsocXtrl) ; 
if (PAPI_NOERROR t= dwStatus)
{
/* This should never happen, if it does, the system will probably */ 
/* be unstable * /
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TRACE0("Iso Listen Thread shutdown by requestin');
// exit thread 
AfxEndThread(O); 
return 0;
/* Setup the ISO channel for capture */
BOOL CPhysical::LocklSOChannel()
{
TRACEO(“Setting up ISO channel...\n');






/* These don't seem to apply in this environment, ideally, in the future */ 
/* this should have to be used by the Microsoft implementation. */




/* Release ISO channel for capture */
BOOL CPhys ical::UnLocklSOChannel()
C
TRACEO("Shutting down ISO channel...\n*);










PSBC_CHANNEL pSbc = &Sbc;
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ASSERT ( pSbc );
/* Set up structure */ 
metnset(pSbc, 0, sizeof(SBC_CHANNEL)); 
pSbc->PRB_SBC_Header.Cmd= P_ALLOCATE_CHANNEL; 
pSbc->PRB_SBC_Header.HaNum= 0; I I fix this 
pSbc->ChannelRequested = 0; 
pSbc->ChannelAllocated = 0;
/# Send comnand */
BusConfig(pSbc);











PSBC_CHANNEL pSbc = 4Sbc;
ASSERT( pSbc );
/* Set up structure */
memsetfpSbc, 0, sizeof(SBC_CHANNEL));
pSbc - > PRB_SBC_Header. Cmd= P_DEALLOCATE_CHANNEL ;
pSbc->PRB_SBC_Header.HciNuin= 0; // fix this
pSbc->ChannelRequested = 0;
pSbc->ChannelAllocated = 0;
/* Send comnand * /
BusConfig(pSbc);











PSBC_BANDWIDTH pSbc = &Sbc;
ASSERT ( pSbc );
/* Set up structure */ 
memsetfpSbc, 0, sizeof(SBC_BANDWIDTH)); 
pSbc->PRB_SBC_Reader. Ctnd= P_ALLOCATE_BAfEWIDTH ; 
pSbc->PRB_SBC_Header.HaNum= 0; // fix this 
pSbc->Speed =0; // S100
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pSbc->BandwidthRequested = (4+3)*16 + 32; 
pSbc->BandwidthAvailable = 0;
/* Send comnand */
BusConfig(pSbc) ;
if ( PS_C0MP != pSbc->PR3_SBC_Header.Status ) 
C








PSBC_BANEWIDTH pSbc = &Sbc;
ASSERT( pSbc );
/* Set up structure */ 
memset(pSbc, 0, sizeof(SBC_BANDWIETH)); 
pSbc->PRB_SBC_Header. Cmd= P_DEALLOCATE_BANDWIDTH ; 
pSbc->PRB_SBC_Header.HaNum= 0; // fix this 
pSbc->Speed =0; // S100 
pSbc->BandwidthRequested = (4+3)*16 + 32; 
pSbc->BandwidthAvailable = 0;
/* Send command */
BusConfig(pSbc);










PSBC_ISOCH_RESOURCE pSbc = &Sbc;
ASSERT( pSbc );
/* Set up structure */
memset(pSbc, 0, sizeof(SBC_ISOCH_RESOURCE)); 
pSbc->PRB_SBC_Header.Cmd= P_RESERVE_ISOC_CMA; 
pSbc->PRB_SBC_Header.HaNum= 0; // fix this 
pSbc->PRB_SBC_Header. DevHandle = 1; 
pSbc->Channel = 0;
pSbc->ResourceType = ISOCHRONOUS_READ;
/* Send comnand */
BusConfig(pSbc);
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PSBC_ISOCH_RESOURCE pSbc = &Sbc;
ASSERT! pSbc );
/* Set up structure */
memset(pSbc, 0, sizeof(SBC_ISOCH_RESOURCE)); 
pSbc->PRB_SBC_Header.Cmd= P_RELEASE_ISOC_DMA; 
pSbc->PRB_SBC_Header.HaNum= 0; // fix this 
pSbc->PRB_SBC_Header.DevHandle = 1; 
pSbc->Channel = 0;
pSbc->ResourceType = ISOCHRONOUS_READ;
/* Send command */
BusConfig(pSbc);









/* Send a packet to the microcontroller, and wait for a response */




/* Setup structure for MCU */ 
out->form. length += 3; 
out->form.to = 4; 
out->form.from = 2;
wait = (7+out->form.length-t-2) * 2;
/* swap words */ 
for (i=0;i<29;i++)
{
out->raw.data[i] = SWAJWORD(out->raw.data[i]) ;
)
/* Write them into the camera rs232 out buffer */
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AsyncWriteBlock(0,0xl073c,15, (DWORD*)out) ;
/* Send comnand to transmit the packet */ 
AsyncLock(0,CAMERACOMMAND,0x0000000c,0x00000002.NULL);
/* Wait a while based on the length of the packet */
Sleep(wait);
DWORD value;
/* wait for process to finish */
WaitForComplete(camera,0x00000002,&value);
/* Output status */
TRACE1(“CPhysical::SendMicroPacket = %x\n*.value);
/* should add retry on error here */
/* Read the response packet from the MCU */
AsyncReadBlock(0,0x10700,15,(DWORD*)in) ;
/* Swap the words again */ 
for (i=0;i<29;i++)
(
in->raw.data[i] = SWAPWORD(in->raw.data[i]); 
out->raw.data[i] = SWAPWORD(out->raw.data[i]);
}
/* fix this, don't always return true if there is a failure */ 
return TRUE;
}
/* Send the fpga bitstream to the camera and tell it to program it */ 
BOOL CPhysical::LoadFPGA(BYTE ’bitmap, int size)
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS 
int i;
BYTE data(32768];
/* Move bitstream into temporary buffer */ 
for (i=0;i<size,-i++) 
data[i]=bitmap[i];
/* Swap the words */ 
for (i=0;i<16384;i++)
{
((WORD *)data) [i] = SWAPWORD (((WORD *)data)[i]);
}
/* Write them into the buffer for loading in the DSP */ 
AsyncWriteBlock(0,0x40000,32768/4,(DWORD *)data);
DWORD value;




/* Return false on an error */
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if (value & 0x00000020) return FALSE; 
return TRUE;
)
/* Reset the FIFOs by sending a series of coranands to the FPGA */
BOOL CPhysical::ResetFIFO()
{
int camera=0; //FIX THIS FOR MULTIPLE CAMERAS 
DWORD value;
/* Assert RS lines on FIFO */
if (LockWait(camera,OxffffOOOO,0x18010040,10,0x00000040,ivalue)==FALSE) 
return FALSE;
/* Release RS lines on FIFO */
if (LockWait(camera,OxffffOOOO,0x18000040,10,0x00000040,ivalue)==FALSE) 
return FALSE;
/* Program almost flags */
if (LockWait(camera,OxffffOOOO,0x18020040,10,0x00000040,ivalue)==FALSE) 
return FALSE;





/* Prepare the 1394 card for capture */
BOOL CPhysical::StartCapture()
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS 
DWORD value;
/* Setup the ISO channel, if it fails, leave! serious error */
ASSERT(LocklSOChannel()) ;
/* begin ISO thread */ 
m_asyncrun = TRUE; 
m_asyncstopped = FALSE;
m_asyncthread = AfxBeginThread(Monitorl394IsoEvents, this);
/* Reset the FIFOs */
ResetFIFO();
/* Set capture flag */
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/* Shutdown the 1394 card for capture * /
BOOL CPhys ical::StopCapture() 
t
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS 
DWORD valuer
/* Stop the capture in the camera */
LockWait (camera, Oxf f f f0080, 0x18000040,100, OxOOOOOOcO, ivalue) ,-










/* Send coded processing algorithm parameters to the camera */
BOOL CPhysical::SendCoded(BYTE *coded)
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS 
int i;
DWORD value;
// Bit 12 = 0 for read, 1 for write 
// For Write:
// Bit 11 = 0 for 64 bit register 
// 64 bit register (8x8)
// bits 10 to 8 (0 to 7) address
// bits 7 to 0 data
// Bit 11 = 1 for RAM write 
// RAM Write
// bit 10 = 0 for RAM Address write/Base register write
// Base register write
// bits 9 to 8 = “00', *01', "10'
// bits 7 to 0 data
// RAM Address write
// bits 9 to 8 = *11'
// bits 7 to 0 data (address lines)
// bit 10 = 1 for RAM Data write
// RAM Data Write
// Low byte
I I bits 9 to 8 = "00', *10'
I I bits 7 to 0 data (low byte)
// High byte
I I bits 9 to 8 = *01', *11'
I I bits 7 to 0 data (high byte)
I I For Read:
// Bit 11 = 1 for base register input 
// Base register input
I I 8 bits move to output shifter
// Bit 11 = 0 for 64 bit register read
// 64 bit register read (8x8)
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// bits 10 to 8 (0 to 7) address
// data moved to output shifter
TRACEO("Sending Parameters:*);




if (LockWait(camera,OxffffOOOO,((0x1000 | (i «  8) | coded(il) «  16) | 
0x0040,100, 0x00000040, &value) — FALSE) return FALSE;
I I  Read back
// if (LockWait(camera,OxffffOOOO,((0x0000 | (i «  8) | 0 ) «  16) | 






/* Program internal 16x16 bit RAM in FPGA */
BOOL CPhysical::SendLUT(BYTE 'data)
(






if (LockWait(camera,OxffffOOOO,((OxlcOO | data[i*2]) «  16) |
0x0040,10,0x00000040,&value)==FALSE) return FALSE;
if (LockWait(camera,OxffffOOOO, ((OxldOO | data[i*2+l]) «  16) |
0x0040,10,0x00000040,&value)==FALSE) return FALSE;







/* Send camera parameters to MCU */
BOOL CPhysical::SendParams(int *params)
C
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS 
union micromess out, in;
BYTE coded[4];
/* Process the first into 8 bit values */ 
coded[0] = ((params[0]-100) *255) MOO; 
codedtl] = ((params[1]-100)*255)/400; 
coded[2] = (pcirams[2]*255)/100; 
coded[3] = (params[3]*2551/100;
/* Setup the MCU packet */ 
out.form.length = 9; 
out.form.type = 0x33;
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out.form.data[0] = 4; 
out.form.data[l] = 0; 
out.form, data[2] = coded[0]; 
out.form.data[3] = 1; 
out.form.data[4] = codedtl]; 
out.form.data[5] = 2; 
out. form, data [6] = coded[2],- 
out.form.data[7] = 3; 
out. form.data[8] = coded [3];
/* Send it */
if (SendMicroPacket(camera,&out,&in)==FALSE) return FALSE;
return TRUE;
}
/* Wait for a coitmand it to be completed */
BOOL CPhysical::WaitForComplete(int camera, UIWT mask, EWORD 'value) 
{
int a=l,i=0;
/* Loop for a while */ 
while(a)
(
/* Allow other processes to run '/
Sleep(0) ; 
i++;
/* Read the register '/
if (AsyncReadfcamera,CAMERACOMMAND,value)==FALSE) return FALSE; 
/' Check if we met the condition */ 
if (('value & mask) -= 0) a=0;








/' Change a bit and wait for some condition on the same register */
BOOL CPhysical::LockWait(int camera, EWORD mask, EWORD ored, int pause, EWORD 
maskwait, EWORD 'value)
(







/* Wait a bit '/
Sleep(pause);
/* Check to see if it finished '/ 
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D.5.12 Image Class 
D.5.12.1 Image.h
// Image.h: interface for the CImage class.
//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
#if !defined(AFX_IMAGE_H 7142DC74_2B98_11D2_A11F_0000C0059AB9 INCLUDED.)
#define AFX_IMAGE_H 7142DC74_2B98_11D2_A11F_0000C0059AB9 INCLUDED.
#if _MSC_VER >= 1000 
(tpragma once
















void Paint(CDC* pDC); 
void DestroyO ;
void Createtint width,int numgroups); 
int GetTotalLinesO ; 
int GetWidth();
BYTE 'GrabLine(int line, HLOCAL 'handle, BOOL expand); 
int GetValue(int x, int y);
CImage () ,-
CImage (int width) ,- 
virtual -CImage(),-
};
#endif // !defined(AFX_IMAGE_H_7142DC74_2B98_11D2_A11F_OOOOC0059AB9 INCLUDED.)
D.5.12.2 Image.cpp
// Image.cpp: implementation of the CImage class.
//
// Create a fixed width, length variable sized gray scale image 
// with the ability to have more data added on without using
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// reallocO which is too slow.
// This class uses windows global memory to hold the image data.
//







static char THIS_FILE[] = FILE ;
♦define new DEBUG_NEW 
♦endif
/////////////////////////////////////////// ///////////////////////////
// cons taint definitions
♦define DEFAULTWIDTH 1024 /* Default image width »/
♦define DEFAULTGROUPS 4 /* Default groups for initialization */
♦define INCREMENTGROUPS 4 /* Number of groups to expand when more space is 
required */
// Construction/Destruction
////////// /// /// /// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /
















/* Constructor with 2 arguments (width and number of groups */ 






/ *  Image must be a multiple of 4 as rewuired by SetDIBitsToDevice() */
width=max (4, width) ;
m_width= (((width+3) »  2) «  2);
/* Compute the number of lines in 65KB blocks of RAW */
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m_l inespergroup=6553 6/ m_width;
/ *  Allocate memory for bitmap header (including palette) */ 
m_BitMem = LocalAlloc (LMEM_ZEROINIT | LMEM_MOVEABLE, sizeof(BITMAPINFOHEADER) 
+ (sizeof(RGBQUAD) * 256));
/* get a pointer handle, and initialize the palette (gray scale) */ 
bmi = (PBITMAPINFO) LocalLock(m_BitMem); 







/* Create header */
bmi->bmiHeader.biSize=sizeof(BITMAPINFOHEADER); I I required 
bmi->bmiHeader.biWidth=m_width; // width
bmi->fcmiHeader.biHeight=m_linespergroup; // height per group 
bmi->bmiHeader.biPlanes=l; // one plane (gray scale) 
bmi->bmiHeader.biBitCount=8; // 8 bits per plane 
bmi->bmiHeader.biCompression=BI_RGB; I I No compression 
bmi->bmiHeader.biSizeImage=0; // unknown at this point 
// bmi->bmiHeader.biXPelsPerMeter=GetDeviceCaps(hdc,HORZRES)/ 
GetDeviceCaps(hdc,HORZSIZE); // DPI not important 
// bmi->bmiHeader.biypelsPerMeter=GetDeviceCaps(hdc,VERTRES)/
GetDeviceCaps(hdc,VERTSIZE);
bmi->bmiHeader.biClrUsed=256; // number of palette entries used: 256 
bmi->bmiHeader.biClrImportant=256; // number of important entries: 256
LocalUnlock(m_BitMem) ;
// (SDI documents will reuse this document)
/* setup image varibales */ 
m_totalgroups = numgroups; 
m_usedgroups = 0; 
m_usedlines = -1;
/* allocate an array to hold the pointers to each group */ 
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE, 
sizeof(groups)*m_totalgroups);
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=0;j <m_totalgroups;j ++)
C
/* allocate image data for each group */ 
groups[j] = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE, 
m_width*m_linespergroup);
I I  Test image for debugging (diagnoal gradient flow)
/*
BYTE *data;
data = (PBYTE) LocalLock(groups[j]);
for (i=0;i<m_width*m_linespergroup;i++) 
data[i]=(i + ((i »  8)) + j*64) & 255;
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/' Release all groups */
groups = (HLOCAL*) LocalLock(m_BitGroups) ; 





/* Release group list */
LocalFree(m_BitGroups);
/* Release bitmap header */
LocalFree(m_BitMem);
1
/* Paint/Update image on screen */ 





int j,gs,gf, i,k,gl, last;
CRect reg,draw;
/* Any lines to repaint? */ 
last = m_usedlines - 1;
if (last<0) return;
/* Get regin to update */ 
pDC->GetClipBox(Streg) ;
/* Get pointers to image blocks */
bmi = (PBITMAPINFO) LocalLock(m_BitMem);
groups = (HLOCAL*) LocalLock(m_BitGroups);
/* Determine which segments of images is needed to be accessed */ 
gs = reg.TopLeftO .y / m_linespergroup; 
gf = min(reg.BottomRight() .y,last) / m_linespergroup; 
gl = last / m_linespergroup;
// TRACE41 “Refresh: %d %d %d %d\n',gs,gf,gl,reg.Width0) ;
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/* Special consideration for last segment */ 
if (j==gl)
{
i = (last % m_linespergroup) +• 1;
Ic = m^ _l inespergroup - i;
}
data = (PBYTE) LocalLock(groups[j]);









/* Release pointers */
LocalUnlock(m_BitGroups);
LocalUnlock(m_BitMem);
/* Test to place test at top of window */
// pDC->TextOut(0,0,text);
}
/* Used by UI to determine if the image can be copied */ 
BOOL CImage::CanCopyAll()
{









/* Copy all of the display to the clip board */ 
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last = m_usedlines - 1;
/* Allocate memory for uncompressed clip image */
bitmem = GlobalAlloc (GMEM_ZER0INIT | GMEM_MOVEABLE | GMEM_DDESHARE , 
LocalSize(m_BitMem) + (m_width * m_usedlines) ),-
TRACE1 ("UnComp: :CopyAll(bitmem(size)=%d)\n',GlobalSize(bitnvem)) ;
/* Get pointers to segments */
bmi = (PBITMAPUJFO) LocalLock (m_BitMem),-
gfcmi = (PBITMAPINFO) GlobalLock(bitmem) ;
/* Copy bitmap header */ 
memcpy(gbmi,bmi,LocalSize(m_BitMem));
LocalUnlock(m_BitMem) ;
/* Setup more bitmap information */ 
gbmi->bmiHeader.biHeight = last;
gbmi->bmiHeader.biSizeImage = 0; //m_width * m_usedlines; 
gfcrti->bmiHeader. biXPelsPerMeter=pDC->GetDeviceCaps (HORZRES) / pDC- 
>GetDeviceCaps(HORZSIZE);
gfcmi->bmiHeader.biYPelsPerMeter=pDC->GetDeviceCaps (VERTRES) / pDC- 
>GetDeviceCaps(VERTSIZE);
data = (BYTE*) gfcmi + LocalSize(m_BitMem);
int j,i,k,gl;
gl = last / m_linespergroup;
groups = (HLOCAL*) LocalLock(m_BitGroups) ;
/* Move contents of segments into clip board image */
/* Image is inverted for Windows, bottom to top */ 
for (j=gl;j>=0;j--)
{








i = (last % m_linespergroup) + 1; 
k = m_l inespergroup - i;
memcpy (data,sdata+(k*m_width),i*m_width); 




/* Release pointers */
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/* Set clipboard to a device independant bitmap */
/* Don't have to render it for other applications */ 
test = SetClipboardData (CF_DIB, bitmem) ;
return;
}










/* Grab a pointer to a single line from group of segments */







/* May have to grow segemtns if the line doesn't exists */ 
if (line >= m_totalgroups*m_linespergroup)
{
/‘ If expand is set, grow segments if necessary */ 
if (expand— TRUE)
{
i = line/m_linespergroup + HJCREMEOTGROUPS;
/* Get pointers */
m_BitGroups = LocalReAlloc(m_BitGroups, sizeof(groups)*i, 
LMEM_ZEROINIT | LMEH.MOVEABLE) ;
ASSERT(m_BitGroups);
groups = (HLOCAL*) LocalLock(m_BitGroups);
ASSERT (groups);
/* Create new segments */ 
for (j=m_totalgroups;j<i;j++)
{
groups[j] = LocalAlloc(LMEM_ZEROINIT | LMEMJIOVEABLE, 
m_width*m_linespergroup);
err = GetLastErrorO ;
ASSERT(groups [ j]);
}
/* Release potiners */
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/* Return NULL line doesn’t exist */ 
if (line > m_usedlines)
{





/* Get pointers */
groups = (HLOCAL*) LocalLock(m_BitGroups);
/* Get pointer to inside of segment */
*handle = groups[line/m_linespergroup],-
pointer = (PBYTE) LocalLock!'handle) + (m_linespergroup - 1 - (line % 
m_linespergroup))*m_width;
/* Release one of the pointers, the reset will be release later '/
LocalUnlock(m_BitGroups);
/' Update object data '/ 
m_totallines = max(line,n\_totallines) ; 
m_usedlines = max(line,m_usedlines);






/' Get a gray value from the segments '/ 




/* Grab a pointer to a line */
line = new CImageline(this, y, FALSE);
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D.5.13 Imageline Class 
D.5.13.1 Imageline.h
// Imageline.h: interface for the CImageline class.
//
///////////////// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// ///
#if [defined(AFX_IMAGELINE_H_7142DC75_2B98_11D2_A11F_0000C0059AB9 INCLUDED.)
♦define AFX_IMAGELINE_H_7142DC75_2B98_11D2_A11F_0000C0059AB9_INCLUDED_
♦ if _MSC_VER >= 1000 
♦pragma once












! de f ined (AFX_IMAGEL INE_H_7142 DC7 5_2 B9 8_11D2_A11F_0 000C005 9AB 9 INCLUDED.)
D.5.13.2 Imageline.cpp
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#ifdef _DEBUG 
#undef THIS_FXLE
static char THIS_FILE[] =_FILE_;
#define new DEBUG_NEW 
(t endif
/ // / // / // / // / // / // / /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// / 
// Construction/Destruction 
/ / / / / / / / / / / / / / / / / / / //////////////////////// ///////////////////////////
CImageline::CImageline(CImage 'base, int line, BOOL expand)
{












D.5.14 CCamParams Class 
D.5.14.1 CamParams.h
*if Sdefined(AFX_CAMPARAMS_H 616C9683_464A_11D2_A13C_0000CQ059AB9 INCLUDED.)
((define AFX_CAMPARAMS_H 616C9683_464A_11D2_A13C_0000C0059AB9 INCLUDED_
#if _MSC_VER > 1000 
((pragma once
((endif // _MSC_VER > 1000 
// CamParams.h : header file
//
// / // / / // /// /// /// /// /// /// /// /// /// /// /// // /// /// /// /// /// /// /// /// /// /// ///  
// CCamParams dialog




CCamParams(CWnd* pParent = NULL); // standard constructor 




CEdit *m_editgainl, *m_editgain2, *rn_editoffsetl, *n\_editoffset2 ; 
CSpinButtonCtrl *m_spingc»inl, *m_spingain2, *m_spinoffsetl, *m_spinoffset2;
4 riK m f ^ 1 .
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// Dialog Data
m  C AFXJ3ATA (CCamParams) 
enum C IDD = IDD_CAMERA }; 
//}}AFX_DATA
// Overrides
// ClassWizard generated virtual function overrides
/ / ((AFXJ/IRTUAL (CCamParams)
protected:




// Generated message map functions 
/ / {(AFXJ4SG (CCamParams) 
virtual BOOL OnlnitDialogO ; 





// Microsoft Visual C++ will insert additional declarations immediately before 
the previous line.
#endif //
! de f ined (AFX_CAMPARAMS_H_616C9683_464A_11D2_A13C_0 000C00 5 9AB9 INCLUDED_)
D.5.14.2 CamParams.cpp
// CamParams.cpp : implementation file
/ /





♦define new DEBUG_NEW 
♦undef THIS_FILE
static char THIS_FILE [ ] = _FILE_;
♦endif
l l l l l l l l l l l i l l l l l l l l l l i m i l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
II CCamParams dialog
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/ /}} AFX_flSG_MAP 
END_MESSAGE_MAP()
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  




// TODO: Add extra initialization here
/* Get pointers to the controls */ 
m_textgainl = (CStatic*)GetDlgItem(IDC_STATICGAINl); 
m_editgainl = (CEdit*)GetDlgItem(IDC_EDITGAINl); 
m_spingainl = (CSpinButtonCtrl')GetDlgItem(IDC_SPINGAINl); 
m_textgain2 = (CStatic*)GetDlgXtem(IDC_STATICGAIN2); 
m_editgain2 = (CEdit*)GetDlgItem(IDC_EDITGAIN2); 
m_spingain2 = (CSpinButtonCtrl*)GetDlgXtem(IDC_SPINGAIN2); 
m_textoffsetl = (CStatic*)GetDlgItem(IDC_STATICOFFSETl); 
nueditoffsetl = (CEdit*)GetDlgItem(IDC_EDITOFFSETl); 
m_spinoffsetl = (CSpinButtonCtrl*)GetDlgXtemtIDC_SPINOFFSETl), 
m_cextoffset2 = (CStatic*)GetDlgItem(IDC_STATICOFFSET2); 
nv_editoffset2 = (CEdit*)GetDlgItem(IDC_EDITOFFSET2) ; 
m_spinoffset2 = (CSpinButtonCtrl*)GetDlgltemtIDC_SPINOFFSET2);











/* Set the text fields */
m_editgainl->SetWindowText(itoa(m_params[0], temp, 10)) ; 
m_editgain2->SetWindowText(itoa (m_params[1],temp,10)); 
m_editoffsetl->SetWindowText(itoa(m_parcims[2I, temp,10)) ; 
m_editoffset2->SetWindowText(itoa(m_params[3I,temp,10));
/* Set spin control values */ 
m_spingainl->SetPos im_params[0]); 
m_spingain2->SetPos(m_params[1]);
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m_spinoffsetl->SetPos(m_params[2]); 
m_spino ffset2->SetPos (m_params [3]) ;




m_texto f fset2->EnableWindow(FALSE) ; 
m_editoffset2->EnableWindow(FALSE); 
m_spinoffset2->EnableWindow(FALSE);
return TRUE; // return TRUE unless you set the focus to a control 








/* Check inputs to make sure they are in range "I
m_editgainl->GetWindowText(temp, 9);
value = atoi(temp);
if (value < 100 || value > 500)
{
MessageBox("Gain Multiplier Channel 1 must be greater than 99 and less 
than 501.',"Parameter Error',MB_ICONEXCLAMATION); 
check++
}




if (value < 100 || value > 500)
C
MessageBox("Gain Multiplier Channel 2 must be greater than 99 and less 
than 501.','Parameter Error',MB_ICONEXCLAMATION); 
check++;
}
else params[1] = value;
•/
m_editoffsetl->GetWindowText(teinp,9) ; 
value = atoi(temp); 
if (value < 0 || value > 100)
{
MessageBox ("Offset Channel 1 must be greater than equal to 0 and less than 
101.', ' Parameter Error', MB_ICONEXCLAMATION) ; 
check++;
)
else params[2] = value;
/*
m_editoffset2->GetWindowText(temp, 9); 
value = atoi(temp); 
if (value < 0 || value > 100)
{
MessageBox ("Offset Channel 1 must be greater than equal to 0 and less than 
101.', 'Parameter Error',MB_ICONEXCLAMATION) ;
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check*+ ;
}
else params[3] = value,-
*/




for (i=0,-i<4,-i*+) m_params[i]=params[i] ,- 
CDialog: :OnOK(),-
}
/* Return paramters to calling function */ 

















D.5.15 CParams Class 
D.5.15.1 Params.h
#if !defined(AFX_PARAMS_H_AlFA25B8_4QC9_llD2_A13A_0000C0059AB9 INCLUDED.)
•define AFX_PARAMS_H A1FA25B8_4QC9_11D2_A13A_0000C005 9AB9 INCLUDED.
•if _MSC_VER > 1000 
•pragma once
•endif // _MSC_VER > 1000 
II Params.h : header file
II
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
H  CParams dialog
•define GETPARAMS_MAX 8





CEdit *m_edit[GETPARAMS J4AX] ;
CSpinButtonCtrl *m_sp in [GETPARAMS JffiX] ;
Second Generation System Software Code Main PC Host Software Code SS5




int nupararas [GETPARAMS.MAX] ; 
public:
void SetParams (int 'params); 
void GetParams(int 'params);




enum { IDD = IDD_PARAMS );
// NOTE: the ClassWizard will add data members here 
//}}AFX_DATA
II Overrides
// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CParams)
protected:




// Generated message map functions 
//{{AFX_MSG(CParams) 





/ / C (AFX_INSERT_LOCATION)}
// Microsoft Visual C++ will insert additional declarations intnediately before 
the previous line.
Oendif II
! defined (AFX_PARAMS_H_A1FA25B8_40C9_11D2_A13A_OOOOCOOS9AB9 INCLUDED.)
D.5.15.2 Params.cpp
// Psurams.cpp : implementation file
/ /
// Read paramters from video processor data and set up a 





♦define new DEBUG.NEW 
♦undef THIS.FILE
static char THIS_FILE[] =  FILE_;
♦endif
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l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I C Par arris dialog

















/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  




// TODO: Add extra initialization here 
/* Create array of resource IDs for dialog controls */ 
static int i_text[GETPARAMS_MAX] = (IDCJTEXTl, IDC_TEXT2, IDC_TEXT3, 
IDC_TEXT4,
IDC_TEXT5, IDC_TEXT6, IDC_TEXT7, IDC_TEXT8); 
static int i_edit[GETPARAMS_MAX] = (IDC_EDIT1, IDC_EDIT2, IDC_EDIT3, 
IDC_EDIT4,
IDC_EDIT5, IDC_EDIT6, IDC_EDIT7, IDC_EDIT8}; 
static int i_spin[GETPARAMS_MAX] = (IDC_SPIN1, IDC_SPIN2, IDC_SPIN3, 
IDC_SPIN4,
IDC_SPIN5, IDC_SPIN6, IDC_SPIN7, IDC_SPIN8>,- 
int i,j,k;
BYTE ‘point = m_prcblock;
/* Set dialog title based on video processor name * /
SetDlgltemText(IDC_TITLE,(LPCTSTR)point); 
point += (strlent(LPCTSTR)point)+l);
m_total = ‘point; 
point++;
I I  point is at default values
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// point += ULtotal'sizeof(int) ;
for (i=0; i<GETPARAMSJ4AX; i++)
{
/* Get pointers to the resources */ 
m_text[i] = (CStatic')GetDlgItem(i_text[i]) ; 
m_edit[i] = (CEdit*)GetDlgItem(i_edit[i]); 
m_spin[i] = (CSpinButtonCtrl')GetDlgItem(i_spin[i]) ;
/* Set the text limit to 5 chars and zero out the fields */ 
m_edit[i]->LimitText(5); 
m_edit[i]->SetWindowText(”*);
/* Set the maximum range from 0 to 65535 on the spin controls */ 
m_spin[i]->SetRange(0,65535);




/ •  Enable the controls provided by the video processor */ 
m_text[i]->EnableWindow(TRUE) ; 
nuedit [i] ->En£ibleWindow(TRUE) ; 
m_sp in[i]->EnableWindow (TRUE) ;
/ * Set the text of the controls */ 
m_text[i]->SetWindowText((LPCTSTR) point); 
point *= (strlent(LPCTSTR)point)+1);








/* Set maximum and minimums of the controls based on the */ 
/* parameter rules */ 
while (*point!=255)
{
i = 'point; 
point++;
value = n\_spin[i]->GetRange() ; 
low = HIWORD(value); 
up = LOWORD(value);
j = 'point; 
point++;
lc = 'point + (*(point+l) «  8); 
point += 2;
switch (j)
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(
case 0: // greater than static 
low = k+1; 
break;
case 1: // lesser than static 
up = k-1; 
break;
case 2: // greater than equal static 
low = k; 
break;
case 3: // lesser them equal static 






return TRUE; // return TRUE unless you set the focus to a control 




// TODO: Add extra validation here
/* User pressed OK */ 
int i,j,k;





/* Check the rules based on the users input */ 
while (“point!=255)
{
error = 0; 
i = “point; 
point++;
valuel = m_spin[i]->GetPos(); 
if (HIWORDtvaluel))
(







j = “point; 
point++;
k = “point +■ (*(point+l) «  8) ; 
point += 2;
awiuui \ j  i
C
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case 0: // greater than static 
if (valuel <= k)
{




case 1: // lesser than static 
if (valuel >= k)
{




case 2: // greater them equal static 
if (valuel < k)
{




case 3: // lesser than equal static 
if (valuel > k)
{




case 4: // greater than index 
value2 = m_spin[k]->GetPos(); 
if (valuel <= value2)
{




case 5: II lesser than index
value2 = m_spin[k]-x3etPos() ; 
if (valuel >= value2)
C




case 6: II greater than equal index 
value2 = m_spin[k]->GetPos(); 
if (valuel < value2)
{




c a s e 7: II lesser than equal index 
value2 = m_spin[k] -X3etPos(); 
if (valuel > value2)
(
problan = "lesser than or equal to’; 
ssnrcir — x i
}
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break;
}




if (error == 1)
{
m_text[k] ->GetWindowText(title2); 
title2 = *“  + titla2 + **';
}





message ="*■»■ titlel + must be * + problem + " “ + title2 + 




























m_peirams [i] =params [i] ;
}
}
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D.5.16 External Processor Interface 
D.5.16.1 Processor.h
// The following ifdef block is the standard way of creating macros which make 
exporting
// from a DLL simpler. All files within this DLL are compiled with the 
PROCESSOR_EXPORTS
II symbol defined on the command line, this symbol should not be defined on any 
project
II that uses this DLL. This way any other project whose source files include this 
file see
// PROCESSOR_API functions as being imported from a DLL, wheras this DLL sees 
symbols
// defined with this macro as being exported.
*ifdef PROCESSOR_EXPORTS




/» Maximum number of parameters */
♦define GETPARAMS_MAX 8
/* Used by AddData to move information about decompressing the current line */ 





/* Return the amount of private data the video processing data will need */
/* This is to avoid having the DLL require it's on heap */
PROCESSOR_API DWORD PrivateDataSize();
/* Called to initialize video processor with private data pointer */
PROCESSOR_API int InitData(void *p) ;
/* Called to initialize video processor before capture */
PROCESSOR_API void StartData(void *p) ;
/* Called to decompress incoming data */
PROCESSOR_API BOOL AddData(void *p, BYTE *’indata, int *total, void *line);
/* Returns pointer to FPGA bitmap and size */
PROCESSOR_API BYTE* GetFPGABitmap(int *size);
/* Returns video processor name */
PROCESSOR_API DWORD GetTitle(char 'name,DWORD size);
/* Returns default video processor parameters */
PROCESSOR_API void GetDefaultParams (void *p, int *params) ;
I* Generates coded 8-bit values from parameters */
PROCESSOR_API DWORD Generate (void *p, int 'parcims, BYTE* coded) ;
/* Returns parameter block for rules on processing parameters */
PROCESSOR_API void GetParamBlock(void *p, BYTE ‘block) ;
D.5.I6.2 ProcessorCode.h
/* This code is global and included into all the video processor modules */ 
♦include "string.h*
♦include "Processor.h*
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/* Build the parameter block */ 
static struct _paramblk 
{
char name[sizeof(PBNAME)]; 
unsigned char num[l]; 
char optionl[sizeof(PB0PT1)]; 
lifdef PB0PT2






















unsigned char index; 
unsigned char rule; 


























ifci r>r>i^rvTsQc u t a c  k. o
CPB0PT8},
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/* Handle for the DLL */
HANDLE Module;
/* Windows stuff for initializing the DLL */

















/' Return the amount of private data that will be needed */ 
PROCESSOR_API DWORD PrivateDataSize()
(
/* Return the size of the structure */ 
return sizeof(PD);
}
/* Get the FPGA bitmap from the Windows resource */







/* Get a handle to the resource */
rsrc = FindResource(Module,(LPCTSTR)MAKELONG(IDR_FPGA,0),'FPGA*); 
if (!rsrc) return NULL;
/* Get a handle to the object */ 
global = LoadResource(Module,rsrc); 
if ([global) return NULL;
/* Get a pointer and size */
Ip = LockResource (global) ,-
•size = SizeofResource(Module,rsrc);
if (Isize) return NULL;
/* Can seem to unload the memory, I think this is a Windows */
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/' Return the title of the video processor */ 
PROCESSOR_API CWORD GetTitle(char 'name, DWORD size)
{
DWORD a;





/' Return the default parameters */
PRQCESSOR_API void GetDefaultParams (void *p, int 'params)
(










/* Copy parameters block into specified memory */ 
PROCESSOR_API void GetParamBlocktvoid 'p, BYTE 'block)
{
memcpy (block, &pbdata, sizeof (pbdata)) ; 
return;
}
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D.6 Focus Processor Code
D.6.1 Project file 
D.6.1.1 Focus.dsp
# Microsoft Developer Studio Project File - Name=*Focus' - Package 0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# »■* DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102 
CFG=Focus - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run 
!MESSAGE
[MESSAGE NMAKE /f "Focus.mak'.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE 
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Focus.mak' CFG=”Focus - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Focus - Win32 Release' (based on "Win32 (x86) Dynamic-Link Library') 
[MESSAGE "Focus - Win32 Debug' (based on "Win32 (x86) Dynamic-Link Library') 
[MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""




!IF "S(CFG)' == "Focus - Win32 Release'
# PROP BASE Use_MFC 0
I f  PROP BASE Use_Debug_Libraries 0 
I PROP BASE Output_Dir "Release'
# PROP BASE Intermediate_Dir "Release'
# PROP BASE Target_Dir ""
# PROP Use_MFC 0
I f  PROP Use_Debug_Libraries 0
# PROP Output_Dir “Release'
# PROP Intermediate_Dir "Release*
# PROP Target_Dir **
» ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D "_WINDOWS' /D 
*_MBCS' /D *_USRDLL' /D "FOCUS_EXPORTS" /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D *_MBCS' 
/D "JUSRDLL' /D "FOCUS.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG' /mktyplib2Q3 /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG*
# ADD RSC /I 0x409 /d "NDEBUG'
BSC3 2=bscmake. exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
!ELSEIF *$(CFG)" == "Focus - Win32 Debug'
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE Output_Dir “Debug'
# PROP BASE Intermediace_Dir “Debug'
# PROP BASE Target_Dir ““
# PROP Use_MFC Q
# PROP Use_Debug_Libraries 1
# PROP Output.Dir "Debug'
# PROP Intermediate_Dir "Debug'
# PROP Ignore_Export_Lib 0
# PROP Target.Dir *"
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG* /D 
"JWINDOWS' /D "_MBCS” /D "_USRDLL' /D "FOCUS_EXPORTS* /Yu'stdafx.h' /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG” /D "JWINDOWS’ /
D "_MBCS" /D "_USRDLL” /D "PROCESSOR_EXPORTS' /FD /GZ /C
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE MTL /nologo /D ".DEBUG* /mktyplib203 /win32
# ADD WTL /nologo /D "_DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d "_DEBUG’
# ADD RSC /I 0x409 /d ".DEBUG”
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemeI32.lib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:l386 /out:'Debug/Focus.vpr' /pdbtype:sept
IENDIF
# Begin Tetrget
# Name “Focus - Win32 Release’
# Name “Focus - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp,-c;cxx;rc;def;r;odl;idl;hpj;bat'
# Begin Source File
SOURCE=.\Focus.c
# End Source File
# Begin Source File
SOURCE=.\StdAfx.c
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♦ End Source File
♦ End Group
♦ Begin Group “Header Files'
♦ PROP Default_Filter “h;hpp;hxx;hm;ini"
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group “Resource Files'
♦ PROP Default_Filter “ico;cur;bmp;dlg;rc2;rct;bin;rgs,-gif; jpg; jpeg; jpe'
♦ Begin Source File
SOURCE=.\Focus.rc
♦ End Source File
♦ Begin Source File
SOURCE=.\fpga.bin




D .6.2 MFC Files 
D.6.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 




♦if _MSC_VER > 1000 
♦pragma once
♦endif // _MSC_VER > 1000 
// Insert your headers here
♦define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_NOFORCE_LIBS 
// ♦include “afxwin.h*
// TODO: reference additional headers your program requires here 
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations iitmediately before 
the previous line.
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♦endif //
! defined (AFX_STDAFX_H_JA1FA25B3_40C9_UD2_A13A_OOOOC0059AB9 INCLUDED.)
D.6.2.2 StdAfx.c
// stdafx.cpp : source file that includes just the standard includes
// Lineup.pch will be the pre-compiled header 
// stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h'
// TODO: reference any additional headers you need in STDAFX.H
// and not in this file
D.6.3 Resource Files 
D.6.3.1 resource.h
//£{NO.DEPENDENCIES}}
II Microsoft Developer Studio generated include file. 
// Used by Lineup.rc
II
♦define IDR.FPGA















/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
II
II Generated from the TEXTINCLUDE 2 resource.
//
♦include "afxres.h'
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
♦undef APSTUDIO.READONLY.SYMBOLS
l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
II English (U.S.) resources
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LANGUAGE LANG_ENGLISH, SUBLANG_ENGLXSH_US 
♦pragma code_page(1252)
♦endif //_WIN32




IDR_FPGA FPGA DISCARDABLE "fpga.bin*
♦ifdef APSTUDIO.INVOKED



















♦endif // English (U.S.) resources
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / ; / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
♦ifndef APSTUDIO.INVOKED
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
/ /
II Generated from the TEXTINCLUDE 3 resource.
11
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /////////// 
♦endif // not APSTUDIO.INVOKED
D.6.4 Focus Code Files 
D.6.4.1 Focus.c
// Focus.c : Focus processor for second generation camera
/ /
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/* Define video processor name */
♦define PBNAME "Focus Processor*
/* Number of parameters */
♦define PBNUMOPT 2 
/* Their defaults */
♦define PBOPTDEFS 512,1024 
/* Their titles */
♦define PBOPT1 “Start Pixel*
♦define PB0PT2 "Length of Line*
/* The number of rules */
♦define PBNUMRULES 4 
/* The rules themselves */
♦define PBRULES (0,2,1,0}, (0,3,0,8}, (1,2,1,01, (1,3,0,81
/* Set private data */ 







/* Include global functions */
♦include *..\Larch\ProcessorCode.h’
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int ‘params, BYTE* coded) 
(
PD *pd = (PD*)p; 
int i,a;





/* Start pixel */ 
a = params (0] - 1; 
coded[0] = a & 255; 
coded[2] = a »  8;
/* Line length */
a = (params[0] - 1) +■ (params[1] - 1) ; 
codedtl] = a & 255;
coded[2] = coded[2] | ((a »  8) «  3); 
pd->linelength = params(1]; 
return pd->linelength;
}
/* Initialize processor data */
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PROCESSOR_JiPI int InitData(void *p)
{
PD *pd = (PD*)p;
pd->synced = FALSE; 
pd->currentline = 0; 




/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)
(
PD *pd = (PD*)p;
pd->synced = FALSE; 
pd->currentline = 0; 
pd->currento f fset = 0;
return;
}
/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ‘total, void *1) 
{
PD *pd = (PD*)p;
lineinfo *li = (lineinfo*)1;
int i=0;
BYTE *data = 'indata;
/* Look for sync bit */ 




if ((data[i] & 4))
C
pd->currentoffset = 0; 






/* Get current line */ 
pd->currentline = li->line;
/* Loop through all the new data */ 
while(i<* total)
{
/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (i<*total))
{
/* Skip flag byte (only 3 bits) */ 
if ((1 i 3) •= 0)
{
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li->data[pd->currentoffset]=data[i]; 




/* End of line */
if (pd->currentoffset == pd->linelength)
{
/* Finished it properly */ 
pd->synced = FALSE; 
pd->currentoffset = 0; 
pd->currentline = pd->currentline + 1;
/* Find the sync code */ 
while (i<*total)
{
if ((i & 3) == 0)
{
if ((data[i] & 4))
{






/* Update data processed */
'indata += i;
•total -= i;











/* Data done, line not likely done */  
return FALSE;
1
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D.7 Lineup Processor Code
D.7.1 Project file 
D.7.1.1 Lineup.dsp
# Microsoft Developer Studio Project File - Name="Lineup” - Package Owner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# »* DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library” 0x0102 
CFG=Lineup - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run 
[MESSAGE
[MESSAGE NMAKE /f "Lineup.mak”.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE 
[MESSAGE by defining the macro CFG on the conmand line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Lineup.mak’ CFG=’Lineup - Win32 Debug”
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Lineup - Win32 Release" (based on "Win32 (x86) Dynamic-Link Library”) 
[MESSAGE “Lineup - Win32 Debug” (based on "Win32 (x86) Dynamic-Link Library") 
[MESSAGE
I Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName **




!IF "$(CFG)” == "Lineup - Win32 Release"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir “Release”
# PROP BASE Intermediate_Dir “Release”
# PROP BASE Target_Dir ""
# PROP UseJMFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release”
# PROP Intermediate_Dir “Release”
# PROP TargetJDir ""
# ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32” /D "NDEBUG* /D ".WINDOWS' /D 
"JMBCS” /D "JUSRDLL* /D "LINEUP.EXPORTS” /Yu'stdafx.h” /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D ".WINDOWS' /D "_MBCS” 
/D ".USRDLL” /D "LINEUP.EXPORTS” /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /Win32
# ADD MTL /nologo /D "NDEBUG* /mktyplib2Q3 /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG'
# ADD RSC /I 0x409 /d "NDEBUG'
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
It ADD BASE LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:I386
1ELSEIF "S(CFG)* == "Lineup - Win32 Debug*
ft PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1 
§ PROP BASE Output_Dir "Debug*
It PROP BASE Intermediate_Dir "Debug*
It PROP BASE Target_Dir *"
# PROP Use.MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug*
# PROP Intermediate_Dir "Debug* 
it PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MTd /W3 /Gm /GX /ZI /Od ID "WIN32* ID "_DEBUG” ID 
".WINDOWS* ID "_MBCS* ID ".USRDLL* ID "LINEUP.EXPORTS* /Yu'stdafx.h* /FD /GZ /c
» ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od 11 "D:\Adaptec\dev\include* ID "WIN32* 
ID ".DEBUG* ID ".WINDOWS* ID ".MBCS* ID ".USRDLL* ID "PROCESSOR.EXPORTS* /FD /GZ
/ c
# SUBTRACT CPP /YX /Yc /Yu
I ADD BASE MTL /nologo ID ".DEBUG* /mktyplib203 /win32
# ADD MTL /nologo ID ".DEBUG* /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG*
It ADD RSC /I 0x409 I d ".DEBUG*
BSC3 2=bscmake. exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /pdbtypersept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /out:'Debug/Lineup.vpr* /pdbtype:sept
IENDIF
# Begin Target
It Name "Lineup - Win32 Release*
# Name "Lineup - Win32 Debug*
# Begin Group “Source Files*
# PROP Default.Filter "cpp,-c,-cxx;rc;def;r,-odl;idl;hpj;bat*
# Begin Source File
SOURCE=.\Lineup.c 
It End Source File
r * T 7 - J  t  —
Second Generation System Software Code Lineup Processor Code S7S
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
University o f  Windsor
SOURCE=.\StdAfx.c
♦ End Source File
♦ End Group
♦ Begin Group "Header Files*
♦ PROP Default_Filter "h;hpp;hxx;hm;inl*
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files*
♦ PROP Default_Filter "ico;cur;fcrip;dlg;rc2;rct;bin;rgs;gif; jpg; jpeg; jpe*
♦ Begin Source File
SOURCE=.\Lineup.rc




D.7.2 MFC Files 
D.7.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 
// are changed infrequently
II
#if !defined(AFX_STDAFX_H A1FA25B3_40C9_11D2_A13A_OOOOCQ059AB9 INCLUDED_)
tide fine AFX_STDAFX_H_A1FA25B3_40C9_11D2 JV13A_Q000C0059AB9_rNCLUDED_
tiif _MSC_VER > 1000 
#pragma once
#endif // _MSC_VER > 1000 
// Insert your headers here
#define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// idefine _AFX_NOFORCE_LIBS 
// #include "afxwin.h*
// TODO: reference additional headers your program requires here 
//({AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations iinnediately before 
the previous line.
♦endif II
! defined (AFX_STDAFX_H_JA1FA25B3_40C9_11D2^A13AJD000C0059AB9 INCLUDED.)
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D.7.2.2 StdAfx.c
II stdafx.cpp : source file that: includes just the standard includes 
// Lineup.pch will be the pre-compiled header 
// stdafx.obj will contain the pre-compiled type information
♦include “stdafx.h*
II TODO: reference any additional headers you need in STDAFX.H 
// and not in this file
D.7.3 Resource Files 
D.7.3.1 resource.h
//C(NO.DEPENDENCIES)}
II Microsoft Developer Studio generated include file. 
// Used by Lineup.rc
/ /
♦define IDR_FPGA 101















/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
/ /
// Generated from the TEXTINCLUDE 2 resource.
/ /
♦include "afxres.h*
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
♦undef APSTUDIO.READONLY.SYMBOLS
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
II English (U.S.) resources
♦if !defined(AFX.RESOURCE.DLL) || defined(AFX.TARG.ENU)
♦ifdef .WIN32
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IDR_FPGA FPGA DISCARDABLE "fpga.bin*
♦ifdef APSTUDIO.INVOKED








2 TEXTINCLUDE DISCARDABLE 
BEGIN
"♦include ""afxres.h”’\r\n*
* \ 0 *
END
3 TEXTINCLUDE DISCARDABLE 
BEGIN
"\r\n*
" \ 0 *
END
if endif // APSTUDIO.INVOKED
(iendif // English (U.S.) resources
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
#ifndef APSTUDIO.INVOKED
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
/ /
// Generated from the TEXTINCLUDE 3 resource.
/ /
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /  
#endif // not APSTUDIO.INVOKED
D.7.4 Lineup Code Files 
D.7.4.1 Lineup.c
// Lineup.c : Lineup processor for second generation camera
/ /
♦include "stdafx.h*
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♦include "resource.h'
/* Define video processor name */
♦define PBNAME "Lineup Processor'
/* Number of parameters */
♦define PBNUMQPT 2 
/* Their defaults */
♦define PBOPTDEFS 128,128 
/* Their titles */
♦define PBOPT1 “Pixels on the Left'
♦define PB0PT2 "Pixels on the Right’
/* The number of rules */
♦define PBNUMRULES 4 
/* The rules themselves */
♦define PBRULES (0,2,0,0}, (0,3,0,2}, (1,2,0,0}, (1,3,0,2}
/* Set private data */ 







/* Include global functions */
♦include *..\Larch\ProcessorCode.h’
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int ’params, BYTE* coded)
(
PD *pd = (PD*)p; 
int i,a;





/* Pixels on left */ 
a = params [0] ,- 
coded[0] = a & 255; 
coded[2] = a »  8;
/* Pixels on right */ 
a = 2047-params[1]; 
coded[l] = a & 255;
coded[2] = coded[2] | ((a »  8) «  3); 
pd->linelength = min(params[0]+params[l],2048); 
return pd->linelength;
}
/* Initialize processor data */
PROCESSOR_API int InitData(void *p)
f
V
PD *pd = (PD*)p;
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pd->synced = FALSE; 
pd->currentline = 0; 




/* Initalize data before capture */
PROCESSOR^API void StartData(void *p)
{
PD *pd = (PD*)p;
pd->synced = FALSE; 




/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ’total, void ’1) 
{
PD *pd = (PD*)p;
lineinfo *li = (lineinfo*)1;
int i=0;
BYTE *data = *indata;
/* Look for sync bit */ 




if ((data[i+3] & 4))
{
pd->currentoffset = 0; 






/* Get current line */ 
pd->currentline = li->line;
/* Loop through all the new data */ 
while(i<*total)
(
/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (i<*total))
t
/* Skip flag byte (only 3 bits) */ 
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/* End of line */
if (pd->currentoffset == pd->linelength)
{
/* Finished it properly */ 
pd->synced = FALSE; 
pd->currentoffset = 0; 
pd->currentline = pd->currentline + 1;
/* Find the sync code */ 
while (i<*total)
{
if ((i Sc 3) == 0)
{
if ((data[i] & 4))
{






/* Update data processed */
*indata += i;
•total -= i;











/* Data done, line not likely done */ 
return FALSE;
}
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D.8 Minimum/Maximum Processor Code
D.8.1 Project file 
D.8.1.1 Minmax.dsp
# Microsoft Developer Studio Project File - Name="Minmax" - Package 0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102 
CFG=Minmax - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run 
[MESSAGE
[MESSAGE NMAKE /f “Minmax.mak'.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE 
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Minmax.mak” CFG='Minmax - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Minmax - Win32 Release' (based on "Win32 (x86) Dynamic-Link Library') 
[MESSAGE “Minmax - Win32 Debug" (based on "Win32 (x86) Dynamic-Link Library”) 
[MESSAGE
If Begin Project
If PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""




!IF "S(CFG)' == "Minmax - Win32 Release'
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0 
If PROP BASE Output_Dir "Release'
If PROP BASE Intermediate_Dir "Release'
# PROP BASE Target_Dir ""
# PROP Use_MFC 0
If PROP Use_Debug_Libraries 0 
If PROP Output_Dir "Release'
If PROP Intermediate_Dir "Release*
If PROP Target_Dir *"
If ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D ".WINDOWS' /D 
"_MBCS“ /D “JUSRDLL' /D "MINMAX.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D ".MBCS* 
/D ".USRDLL* /D *MINMAX_EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG* /mktyplib203 /win32 
If ADD BASE RSC /I 0x409 /d "NDEBUG'
I ADD RSC /I 0x409 /d "NDEBUG*
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.lib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
JELSEIF "$(CPG)' == “Minmax - Win32 Debug'
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE OuCput_Dir “Debug'
# PROP BASE Intermediate_Dir “Debug'
# PROP BASE Target_Dir "" 
tt PROP Use_MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug'
# PROP Ir.termediate_Dir “Debug'
# PROP Ignore_Export_Lib 0
# PROP Target_Dir “"
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG' /D 
".WINDOWS’ /D "_MBCS' /D ".USRDLL” /D "MINMAX.EXPORTS' /Yu’stdafx.h' /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od /D “WIN32' /D “.DEBUG' /D ".WINDOWS’ /
D "_MBCS" /D ".USRDLL' /D "PROCESSOR.EXPORTS’ /FD /GZ /C
# ADD BASE MIL /nologo /D ".DEBUG’ /mktyplib203 /win32
# ADD MTL /nologo /D ".DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG’
# ADD RSC /I 0x409 /d ".DEBUG'
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=1ink.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /out:'Debug/Minmax.vpr' /pdbtype-.sept
1ENDIF
# Begin Target
# Name "Minmax - Win32 Release'
# Name "Minmax - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp;c;cxx;rc;def;r;odl;idl;hpj;bat'
# Begin Source File
SOURCE=. \Minmax. c
# End Source File
# End Group
# Begin Group “Header Files'
# PROP Default.Filter *h;hpp;hxx;hm;inl*
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♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
S0URCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group “Resource Files’
♦ PROP Default.Filter " ico; cur;bmp,- dig,- rc2; ret; bin; rgs; gi£; jpg; jpeg; jpe'
♦ Begin Source File
SOURCE=.\Minmax.rc






// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 
// are changed infrequently
//
#if !defined(AFX_STDAFX_H AlFA25B3_4OC9_llD2_A13A_OOOOCO059AB9 INCLUDED.)
♦define AFX_STDAFX_H_A1FA25B3_40C9_11D2JU.3A_0000C0059AB9 INCLUDED.
♦if _MSC_VER > 1000 
♦pragma once
♦endif // _MSC_VER > 1000 
// Insert your headers here
♦define WIN32_LEAN_AND_>IEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_NOFORCE_LIBS 
// ♦include “afxwin.h’
// TODO: reference additional headers your program requires here 
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations inmediately before 
the previous line.
♦endif //
! defined (AFX_STDAFX_H_A1FA2 5B3_40C9_11D2 JU.3 AJD000C0Q59AB9 INCLUDED.)
D.8.2.2 StdAfx.c
i i  stdafx.cpp : source file that includes just the standard includes 
// Lineup.pch will be the pre-compiled header
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// stdafx.obj will contain the pre-compiled type information 
♦include "stdafx.h”
// TODO: reference any additional headers you need in STDAFX.H 
// and not in this file
D.8.3 Resource Files 
D.8.3.1 resource.h
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file. 
I I Used by Lineup.rc
//
♦define IDR_FPGA 101















//////////////////////////////// /// /// /// // /// /// /// /// /// /// /// /// /// /// /// /
I I
I I Generated from the TEXTINCLUDE 2 resource.
//
♦include "afxres.h”
/////////////////////////////////////////// //////////////////////////////////  
♦undef APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////// //////////////////////////////////  
// English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32
LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US 
♦pragma code_page(1252)
♦endif //_WIN32
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♦endif // English (U.S.) resources




// Generated from the TEXTINCLUDE 3 resource.
//
/////////////////////////////////////////// ////////////////////////////////// 
♦endif I I  not APSTUDIO_INVOKED
D.8.4 Minmax Code Files 
D.8.4.1 Minmax.c




I * Define video processor name */
♦define PBNAME "Minimum/Maximum Processor'
/* Number of parameters */
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♦define PBNUMOPT 5 
/* Their defaults */
♦define PBOPTDEFS 1,2048,5,250,128 
/* Their titles */
♦define PBOPT1 "Start Pixel'
♦define PBOPT2 "Length of Line'
♦define PBOPT3 "Minimum Pixel Value'
♦define PBOPT4 "Maximum Pixel Value'
♦define PB0PT5 “Synthesised Background'
/* The number of rules */
♦define PBNUMRULES 11 
/* The rules themselves */
♦define PBRULES (0,2,1,0}, (0,3,0,8}, (1,2,1,0}, (1,3,0,8}, (2,2,0,0}, 
{2,3,255,0}, (3,2,0,0}, (3,3,255,0), (2,5,3,0}, {4,2,0,0}, {4,3,255,0}
/* Set private data */ 








/* Include global functions */
♦include *..\Larch\ProcessorCode.h'
/* Generate 8 bytes coded paramaters for FPGA '/
PROCESSOR_API DWORD Generate(void 'p, int 'params, BYTE* coded)
(
PD *pd = (PD*)p; 
int i,a;





/* Start Pixel */ 
a = params(0] - 1; 
coded(0] = a & 255; 
coded[2] = a »  8;
/* Line Length */
a = (params[0] - 1) +■ (paramsfl] - 1) ; 
coded(l] = a & 255;
coded[2} = coded[2] | ((a »  8) «  3);
/* Minimum Pixel Value */ 
coded[3] = params[2];
/* Maximum Pixel Value */ 
coded[4] = params [3];
/* Synthesised Background */
— £H=LL. c u t  t o  t* * i  »
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pd->linelength = params[1]; 
return pd->linelength;
>
/* Initialize processor data * /
PROCESSOR_API int InitData(void *p)
(
PD *pd = (PD*)p;
pd->synced = FALSE; 
pd->current1ine = 0; 
pd->currentoffset = 0; 




/* Initalize data before capture '/
PROCESSOR_API void StartDatafvoid *p)
(
PD *pd = (PD*)p;
pd->synced = FALSE; 




/' Decompress/Decode video data from camera '/
PROCESSOR_API BOOL AddDatalvoid *p, BYTE **indata, int 'total, void *1)
{
PD 'pd = (PD')p;
lineinfo 'li = (lineinfo*)1;
int i=0,j;
BYTE 'data = 'indata;
BYTE mask[3] = {1,2,4};
/' Look for sync bit */ 




/* Skip flag byte */ 
if ((i & 3) != 0)
{
/' a one in flag bit means compressed, a count of zero is a sync */ 
if ( (( data[ i & Oxfffffffc ] & mask[ i & 3 ] ) != 0) &&
data[i]=0)
(
pd->currentoffset = 0; 
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}
}
/* Get current line * /  
li->line = pd->currentline;
/* Loop through all the new data */ 
while(i<*total)
C
/* Go through a complete line */
while ((pd->currentoffset < pd->linelength) && (i<*total))
{
/* Skip flag byte (only 3 bits) */ 
if ((i & 3) != 0)
C
/* Flag bit is ? */
if (( data[ i & Oxfffffffc ] & mask[ i & 3 ] ) == 0) 
{






/* one, compressed */ 
for (j=0;j<data[i];j++)
C
if (pd->currentoffset >= pd->linelength)
(









/* End of line */
if (pd->currentoffset >= pd->linelength)
C
/* Finished it properly */ 
pd->synced = FALSE; 
pd->currentoffset = 0;
1 i-> line=pd->currentl ine ,- 
pd->currentline = pd->currentline +1;
/* Update data processed */ 
i = i & Oxfffffffc;
/* Update the line pointer */





/* Line not done •/
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/* Data done, line not likely done */ 
return FALSE;
}
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D.9 Deltatracker Processor Code
D.9.1 Project file 
D.9.1.1 Deltatrackendsp
# Microsoft Developer Studio Project File - Name="Deltatracker' - Package 
0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102 
CFG=Deltatracker - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run 
!MESSAGE
[MESSAGE NMAKE /f "Deltatracker.mak*.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE 
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Deltatracker.mcik' CFG='Deltatracker - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Deltatracker - Win32 Release" (based on "Win32 (x86) Dynamic-Link 
Library")




# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""




!IF "S(CFG)” == "Deltatracker - Win32 Release"
# PROP BASE UseJMFC 0
$ PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release"
# PROP BASE Intermediate_Dir "Release*
I PROP BASE Target_Dir **
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release'
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MT /W3 /GX /02 /D  "WIN32' /D "NDEBUG' /D ".WINDOWS' /D 
"_MBCS” /D '.USRDLL' /D ’DELTATRACKER.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D "JffiCS' 
/D ".USRDLL* /D "DELTATRACKER.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG' /mktyplib203 /win32
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# ADD BASE RSC /I 0x409 /d "NDEBUG'
# ADD RSC /I 0x409 /d 'NDEBUG'
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemel32.lib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:I386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:I386
1ELSEIF "$(CPG)' == "Deltatracker - Win32 Debug'
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1 
$ PROP BASE Output_Dir "Debug”
# PROP BASE Intermediate_Dir "Debug'
# PROP BASE Target_Dir **
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug”
# PROP Intermediate_Dir "Debug”
# PROP Ignore.Export.Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MTd /W3 /Gm /GX /ZI /Od /D "WIN32” /D "_DEBUG” /D 
".WINDOWS' /D "_MBCS” /D ".USRDLL” /D "DELTATRACKER.EXPORTS” /Yu'stdafx.h” /FD / 
GZ /c
# ADD CPP /nologo /MTd /W3 /Qn /GX /ZI /Od /D “WIN32” /D ".DEBUG” /D ".WINDOWS” /
D "_MBCS” /D ".USRDLL” /D "PROCESSOR.EXPORTS” /FD /GZ /c
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE WTL /nologo /D ".DEBUG” /mktyplib203 /win32
# ADD WTL /nologo /D “.DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG”
# ADD RSC /I 0x409 /d ".DEBUG”
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:1386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:l386 /out:’Debug/Deltatracker.vpr' /pdbtype:sept
!ENDIF
i Begin Target
# Name "Deltatracker - Win32 Release'
# Name "Deltatracker - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp;c;cxx;rc;def;r;odl;idl;hpj;bat”
# Begin Source File
SOURCE=. \Deltatracker.c
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♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.c
♦ End Source File
♦ End Group
♦ Begin Group "Header Files'
♦ PROP Default_Filter "h,-hpp;hxx,-hm; ini'
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files'
♦ PROP Default.Filter "ico;cur;hmp;dig;rc2;retbin; rgs;gif; jpg; jpeg; jpe”
♦ Begin Source File
SOURCE=.\Deltatracker.rc




D.9.2 MFC Files 
D.9.2.1 SldAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 
// are changed infrequently
//
#if !defined (AFX_STDAFX_H_A1FA25B3_4CIC9_11D2_A13A_OOOOC0059AB9 INCLUDED.)
♦define AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13AJ)000C0059AB9 INCLUDED.
#if .MSC.VER > 1000 
♦pragma once
♦endif // .MSC.VER > 1000 
// Insert your headers here
♦define WIN32.LEAN.AND.MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX.NOFORCE.L3S 
// ♦include "afxwin.h*
// TODO: reference additional headers your program requires here 
//C{AFX_INSERT_LOCATION))
// Microsoft Visual C++ will insert additional declarations inmediately before 
the previous line.
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♦endif //
Idef ined(AFX_STDAFX_H_AlFA25B3_4QC9_llD2 ^A13A_0000CQ059AB9 INCLUDED_)
D.9.2.2 StdAfx.c
// stdafx.cpp : source file that includes just the standard includes 
// Lineup.pch will be the pre-compiled header 
// stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h”
I I  TODO: reference any additional headers you need in STDAFX.H 
I I and not in this file
D.9.3 Resource Files 
D.9.3.1 resource.h
//{(NO_DEPENDENCIES)}
// Microsoft Developer Studio generated include file. 
// Used by Lineup.rc
//
♦define IDR_FPGA 101























// English (U.S.) resources
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I I  TEXTINCLUDE
//














♦endif I I APSTUDIO_INVOKED
♦endif // English (U.S.) resources




// Generated from the TEXTINCLUDE 3 resource.
I I
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
♦endif I I  not APSTUDIO_INVOKED
D.9.4 Deltatracker Code Files 
D.9.4.1 Deltatracker.c
// Deltatracker.c : Deltatracker processor for second generation camera
//
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♦include "stdafx.h*
♦include "resource.h*
/* Define video processor name */
♦define PBNAME “Deltatracker Processor'
/* Number of parameters '/
♦define PBNUMOPT 5 
/* Their defaults */
♦define PBOPTDEFS 1,2048,6,1,128 
/* Their titles */
♦define PBOPT1 "Start Pixel*
♦define PBOPT2 "Length of Line*
♦define PBOPT3 "Threshold*
♦define PBOPT4 "Bandwidth*
♦define PBOPT5 "Synthesised Background*
/* The number of rules */
♦define PBNUMRULES 10 
/' The rules themselves '/
♦define PBRULES {0,2,1,0}, {0,3,0,8}, {1,2,1,0}, (1,3,0,8}, {2,2,1,0}, 
{2,3,31,0}, {3,2,0,0}, {3,3,15,0}, {4,2,0,0}, {4,3,255,0}
/' Set private data */ 








/' Include global functions */
♦include "..\Larch\ProcessorCode.h*
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int 'params, BYTE' coded)
(
PD *pd = (PD*)p; 
int i,a;





/» Start Pixel */ 
a = pareims[0] - 1; 
coded[0] = a & 255; 
coded[2] = a »  8;
/* Line Length */
a = (params[0] - 1) + (params[l] - 1) ; 
coded[l] = a & 255;
coded[2] = coded[2] | ({a »  8) «  3);
/* Threshold */
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coded[3] = params[2];
/* Bandwidth */ 
coded[4] = params[3];
/* Synthesised Background */ 




/* Initialize processor data */
PROCESSOR_API int InitData(void *p)
C
PD *pd = (PD*)p;
pd->synced = FALSE; 
pd->currentline = 0; 
pd->currento£fset = 0; 




/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)
{
PD *pd = (PD*)p;
pd->synced = FALSE; 




/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ‘total, void ‘1)
(
PD *pd = (PD*)p;
lineinfo ‘li = (lineinfo*)1;
int i=0,j;
BYTE 'data = ‘indata;
BYTE mask(3] = (1,2,4);
/* Look for sync bit */ 




/* Skip flag byte */ 
if ((i & 3) != 0)
C
/* a one in flag bit means compressed, a count of zero is a sync */ 
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/* Get current line */ 
li->line = pd->currentline;
/• Loop through all the new data */ 
while(i<*total)
{
/•Go through a complete line */
while ((pd->currentoffset < pd->linelength) && (i<*total)) 
C
/' Skip flag byte (only 3 bits) */ 
if ((i Sc 3) != 3)
{
/* Flag bit is ? •/
if (( data[ i | 3 ] St mask[ i Sc 3 ] ) == 0)
{
/• zero, not compressed */ 





/• one, compressed •/ 
for (j=0;j<data[i];j++)
{
if (pd->currentoffset >= pd->linelength)
{
pd->currentoffset = pd->linelength - 1;
}







/• End of line */
if (pd->currentoffset >= pd->linelength)
C
/• Finished it properly •/ 
pd->synced = FALSE; 
pd->currentoffset = 0; 
li->line=pd->currentline; 
pd->currentline = pd->currentline + 1;
/* Update data processed */ 
i = i Sc Oxfffffffc;
/• update the line pointer */
•indata i;
•total -= i;
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/* Line not done */ 
return FALSE;
}
/* Data done, line not likely done */ 
return FALSE;
}
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D.10 Fuzzy Logic Processor Code
D.10.1 Project file 
D.10.1.1 Fuzzy.dsp
# Microsoft Developer Studio Project File - Name='Fuzzy" - Package Owner=<4>
# Microsoft IDeveloper Studio Generated Build File, Format Version 6.00
# *" DO NOT EDIT **
# TARGTYPE “Win32 (x86) Dynamic-Link Library' 0x0102 
CPG=Fuzzy - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run 
[MESSAGE
[MESSAGE NMAKE /f “Fuzzy.mak’.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE 
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f “Fuzzy.mak" CFG='Fuzzy - Win32 Debug"
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE “Fuzzy - Win32 Release" (based on “Win32 (x86) Dynamic-Link Library") 
[MESSAGE “Fuzzy - Win32 Debug" (based on “Win32 (x86) Dynamic-Link Library") 
[MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName “*




!IF *S(CFG)* == “Fuzzy - Win32 Release"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release*
# PROP BASE IntermediateJDir "Release'
# PROP BASE Target_Dir "*
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release*
# PROP Target_Dir “*
# ADD BASE CPP /nologo /KT /W3 /GX /02 /D “WIN32' /D “NDEBUG* /D “.WINDOWS' /D 
“_MBCS" /D “.USRDLL" /D “FUZZY.EXPORTS" /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D “WIN32" /D “NDEBUG" /D “.WINDOWS' /D “JffiCS" 
/D “.USRDLL" /D “FUZZY.EXPORTS" /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG" /mktyplib203 /Win32
# ADD CfTL /nologo /D “NDEBUG" /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d “NDEBUG"
# ADD RSC /I 0x409 /d “NDEBUG"
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=link.exe
# ADD BASE LINK32 kernel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /machine:1386
1ELSEIF "$(CFG)* == "Fuzzy - Win32 Debug’
# PROP BASE Use_MFC 0
# PROP BASE Use.Debug.Libraries 1
# PROP BASE Output_Dir "Debug'
# PROP BASE Intermediate_Dir "Debug*
# PROP BASE Target_Dir “"
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output.Dir "Debug’
# PROP Intermediate_Dir "Debug’
# PROP Ignore.Export.Lib 0
# PROP Target.Dir
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32’ /D "_DEBUG" /D 
".WINDOWS* /D "_MBCS* /D ".USRDLL* /D "FUZZY.EXPORTS* /Yu’stdafx.h’ /FD /GZ /c
tt ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32’ /D ".DEBUG* /D ".WINDOWS* /
D ".MBCS” /D “.USRDLL* /D "PROCESSOR.EXPORTS’ /FD /GZ /C
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE WTL /nologo /D ".DEBUG* /mktyplib203 /win32
# ADD WTL /nologo /D “.DEBUG* /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG*
# ADD RSC /I 0x409 /d ".DEBUG*
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo 
LINK32=1ink.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib 
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib 
/nologo /dll /debug /machine:I386 /out:’Debug/Fuzzy.vpr’ /pdbtype:sept
!ENDIF
# Begin Target
t Name "Fuzzy - Win32 Release*
# Name "Fuzzy - Win32 Debug*
# Begin Group "Source Files*
# PROP Default.Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat*
§ Begin Source File
SOURCE=.\Fuzzy. c
# End Source File
# Begin Source File
SOURCE=.\StdAfx.c
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♦ End Source File
♦ End Group
♦ Begin Group "Header Files'
♦ PROP Default_Filter *h,-hpp;hxx;hm;inl'
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files'
♦ PROP Default_Filter "ico;cur;fcmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe'
♦ Begin Source File
SOURCE=.\fpga.bin
♦ End Source File
♦ Begin Source File
SOURCE=.\Fuzzy.rc




D.10.2 MFC Files 
D. 10.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but 
// are changed infrequently
//
♦ if !defined(AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13A_OOOOC0059AB9 INCLUDED.)
♦define AFX_STDAFX_H_JA1FA25B3_40C9_11D2JU.3A_0000C0059AB9__INCLUDED_
♦if _MSC_VER > 1000 
♦pragma once
♦endif // _MSC_VER > 1000 
// Insert your headers here
♦define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_N0FORCE_LIBS 
// iinclude “afxwin.h'
// TODO: reference additional headers your program requires here 
//C CAFX_INSERT_LOCATION})
// Microsoft Visual C-t-+ will insert additional declarations imnediately before 
the previous line.
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I I  stdafx.cpp : source file Chat includes just the standard includes 
I I  Lineup.pch will be the pre-compiled header 
I I  stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h”
I I  TODO: reference any additional headers you need in STDAFX.H 
// and not in this file
D.10.3 Resource Files 
D.10.3.1 resource.h
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file. 
// Used by Lineup.rc
I I
♦define IDR_FPGA 101

















I I  Generated from the TEXTINCLUDE 2 resource.
I I
♦include “afxres.h”
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
♦undef APSTUDIO_READONLY_SYMBOLS
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l  
I I  English (U.S.) resources
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LANGUAGE LANG_ENGLISH, 3UBLANG_ENGLISH_US 
♦pragma code_page(1252)
♦endif //_WIN32








I I  TEXTINCLUDE
//















♦endif // English (U.S.) resources




// Generated from the TEXTINCLUDE 3 resource.
//
/////////////////////////////////////////// ////////////////////////////////// 
♦endif I I  not APSTUDIO_INVOKED
D.10.4 Fuzzy Code Files 
D.10.4.I Fuzzv.c
// Fuzzy.c : Fuzzy processor for second generation camera
I I
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♦include “stdafx.h*
♦include "resource.h*
/* Define video processor name V  
♦define PBNAME “Fuzzy Processor 1024/5/3*
/* Number of parameters */
♦define PBNUMOPT 4 
/* Their defaults */
♦define PBOPTDEFS 512,6,128,0 
/* Their titles */
♦define PBOPT1 "Staring Pixel"
♦define PBOPT2 "Threshold*
♦define PBOPT3 “Line average*
♦define PBOPT4 "Jump adjustment*
/* The number of rules */
♦define PBNUMRULES 8 
/* The rules themselves */
♦define PBRULES {0,0,0,0}, {0,3,0,4}, {1,2,2,0}, {1,3,32,0}, {2,2,32,0}, 
{2,1,223,0}, (3,2,0,0}, (3,3,15,0}
/* Set private data */ 







/* Include global functions */
♦include *..\Larch\ProcessorCode.h*
/* Generate 8 bytes coded paramaters for FPGA */
PR0CESS0R_API DWORD Generate (void *p, int ‘params, BYTE* coded)
{
PD *pd = (PD*)p; 
int i;





coded[0} = (params(0]-l) & 255; 
coded[l] = (params(01-1) »  8; 
coded{2] = params[1]; 





/* Initialize processor data */
PROCESSOR_API int InitData (void *p)
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PD *pd = (PD*)p;
pd->synced = FALSE; 
pd->currenCline = 0; 




/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)
C
PD 'pd = (PD*)p;
pd->synced = FALSE; 




/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ’total, void *1) 
(
PD *pd = (PD*)p;
lineinfo *li = (lineinfo*)1;
int i=0,linebad=0;
BYTE 'data = 'indata;
/* Look for sync bit '/ 




if ((data[i) & 4))
(
pd->currentoffset = 0; 






/* Get current line */ 
pd->currentline = li->line;
/* Loop through all the new data */ 
while(i<*total)
C
/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (ic'total))
{
/* Skip flag byte (only 3 bits) */ 
if ((i & 3) != 0)
{
li->data[pd->currentoffset]=data[i];
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/* End of line */
if (pd->currentoffset == pd->linelength)
{
t *  Finished it properly */ 
pd->synced = FALSE; 
pd->currentoffset = 0;
/* Find Che sync code * /  
while (i<*total)
{
if ((i & 3) == 0)
{
if ((data[i] & 4))
{
pd->synced = TRUE; 






/* Update data processed */
*indata += i;
•total -= i;
/* Update the line pointer only if line defective ’/ 
if (linebad)
{












/* Data done, line not likely done */ 
return FALSE;
}
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